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Abstract
Digital signal processing (DSP) and machine learning systems play a crucial role in the
ﬁelds of big data and artiﬁcial intelligence. The hardware design of these systems is
extremely critical to meet stringent application requirements such as extremely small
size, low power consumption, and high reliability. Following the path of Moore’s Law,
the density and performance of hardware systems are dramatically improved at an
exponential pace. The increase in the number of transistors on a chip, which plays the
main role in improvement in the density of circuit design, causes rapid increase in circuit
complexity. Therefore, low area consumption is one of the key challenges for IC design,
especially for portable devices. Another important challenge for hardware design is
reliability. A chip fabricated using nanoscale complementary metal-oxide-semiconductor
(CMOS) technologies will be prone to errors caused by ﬂuctuations in threshold voltage,
supply voltage, doping levels, aging, timing errors and soft errors. Design of nanoscale
failure-resistant systems is currently of signiﬁcant interest, especially as the technology
scales below 10 nm. Stochastic Computing (SC) is a novel approach to address these
challenges in system and circuit design.
This dissertation considers the design of digital signal processing and machine learn-
ing systems in stochastic logic. The stochastic implementations of ﬁnite impulse re-
sponse (FIR) and inﬁnite impulse response (IIR) ﬁlters based on various lattice struc-
tures are presented. The implementations of complex functions such as trigonometric,
exponential, and sigmoid, are derived based on truncated versions of their Maclaurin se-
ries expansions. We also present stochastic computation of polynomials using stochastic
subtractors and factorization. The machine learning systems including artiﬁcial neural
network (ANN) and support vector machine (SVM) in stochastic logic are also present-
ed.
First, we propose novel implementations for linear-phase FIR ﬁlters in stochastic
logic. The proposed design is based on lattice structures. Compared to direct-form
linear-phase FIR ﬁlters, linear-phase lattice ﬁlters require twice the number of multipli-
ers but the same number of adders. The hardware complexities of stochastic implemen-
tations of linear-phase FIR ﬁlters for direct-form and lattice structures are comparable.
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We propose stochastic implementation of IIR ﬁlters using lattice structures where the
states are orthogonal and uncorrelated. We present stochastic IIR ﬁlters using basic,
normalized and modiﬁed lattice structures. Simulation results demonstrate high signal-
to-error ratio and fault tolerance in these structures. Furthermore, hardware synthesis
results show that these ﬁlter structures require lower hardware area and power compared
to two’s complement realizations.
Second, We present stochastic logic implementations of complex arithmetic functions
based on truncated versions of their Maclaurin series expansions. It is shown that a
polynomial can be implemented using multiple levels of NAND gates based on Horner’s
rule, if the coeﬃcients are alternately positive and negative and their magnitudes are
monotonically decreasing. Truncated Maclaurin series expansions of arithmetic func-
tions are used to generate polynomials which satisfy these constraints. The input and
output in these functions are represented by unipolar representation. For a polynomial
that does not satisfy these constraints, it still can be implemented based on Horner’s rule
if each factor of the polynomial satisﬁes these constraints. format conversion is proposed
for arithmetic functions with input and output represented in diﬀerent formats, such as
cosπx given x ∈ [0, 1] and sigmoid(x) given x ∈ [−1, 1]. Polynomials are transformed
to equivalent forms that naturally exploit format conversions. The proposed stochastic
logic circuits outperform the well-known Bernstein polynomial based and ﬁnite-state-
machine (FSM) based implementations. Furthermore, the hardware complexity and the
critical path of the proposed implementations are less than the Bernstein polynomial
based and FSM based implementations for most cases.
Third, we address subtraction and polynomial computations using unipolar stochas-
tic logic. It is shown that stochastic computation of polynomials can be implemented
by using a stochastic subtractor and factorization. Two approaches are proposed to
compute subtraction in stochastic unipolar representation. In the ﬁrst approach, the
subtraction operation is approximated by cascading multi-levels of OR and AND gates.
The accuracy of the approximation is improved with the increase in the number of
stages. In the second approach, the stochastic subtraction is implemented using a mul-
tiplexer and a stochastic divider. We propose stochastic computation of polynomials
using factorization. Stochastic implementations of ﬁrst-order and second-order factors
are presented for diﬀerent locations of polynomial roots. From experimental results, it
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is shown that the proposed stochastic logic circuits require less hardware complexity
than the previous stochastic polynomial implementation using Bernstein polynomials.
Finally, this thesis presents novel architectures for machine learning based classi-
ﬁers using stochastic logic. Three types of classiﬁers are considered. These include:
linear support vector machine (SVM), artiﬁcial neural network (ANN) and radial basis
function (RBF) SVM. These architectures are validated using seizure prediction from
electroencephalogram (EEG) as an application example. To improve the accuracy of
proposed stochastic classiﬁers, an approach of data-oriented linear transform for input
data is proposed for EEG signal classiﬁcation using linear SVM classiﬁers. Simulation
results in terms of the classiﬁcation accuracy are presented for the proposed stochastic
computing and the traditional binary implementations based datasets from two pa-
tients. It is shown that accuracies of the proposed stochastic linear SVM are improved
by 3.88% and 85.49% for datasets from patient-1 and patient-2, respectively, by using
the proposed linear-transform for input data. Compared to conventional binary imple-
mentation, the accuracy of the proposed stochastic ANN is improved by 5.89% for the
datasets from patient-1. For patient-2, the accuracy of the proposed stochastic ANN is
improved by 7.49% by using the proposed linear-transform for input data. Additional-
ly, compared to the traditional binary linear SVM and ANN, the hardware complexity,
power consumption and critical path of the proposed stochastic implementations are
reduced signiﬁcantly.
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Chapter 1
Introduction
1.1 Introduction
Stochastic computing (SC), ﬁrst proposed in 1960s [2] [3], has recently regained sig-
niﬁcant attention due to its fault-tolerance and extremely low-cost of arithmetic units
[4] [5]. Despite these advantages, stochastic circuits suﬀer from long processing latency
and degradation of accuracy. The energy-eﬃciency and accuracy of stochastic comput-
ing circuit were investigated in [6][7]. Stochastic computing has been exploited in the
ﬁelds of neural networks [8], control [9], image processing [10], data mining [11] and
error control coding applications [12][13][14][15]. SC has also been applied to the design
of digital FIR ﬁlter [16][17], IIR ﬁlter [18][19][20][21] and Gabor ﬁlter [22].
The stochastic representation is based on the fraction of 1’s in bit streams. Gaines
proposed stochastic representation in two formats, unipolar and bipolar [3]. In the
unipolar format, a real number x is represented by a stochastic bit stream X, where
x = p(X = 1) = p(X).
Since x corresponds to a probability value, the unipolar representation must satisfy
0  x  1. In the bipolar format,
x = 2p(X = 1)− 1 = 2p(X)− 1,
where −1  x  1.
1
2To convert a digital value x to a stochastic bit streamX, a stochastic number genera-
tor (SNG) is necessary. Fig. 1.1(a) shows an SNG circuit consisting of a comparator and
a linear-feedback-shift-register (LFSR) which corresponds to a pseudo-random source
[4]. This SNG generates one bit of a stochastic sequence (XSC) every clock cycle.
Fig. 1.1(b) shows the symbol which is used in the rest of the paper to represent an
SNG. The random number generator (RNG) corresponds to the LFSR in Fig. 1.1(a).
The stochastic bit stream is generated by comparing random numbers with the binary
input x.
Comparator
Binary number (x)
X
(a)
>
RNG
?
????
(b)
Figure 1.1: (a) The circuit diagram of a basic stochastic number generator (SNG) and
(b) the symbol representing an SNG, where RNG stands for random number generator.
Stochastic computational elements can be implemented based on simple combina-
tional logic [2]. Fig. 1.2 illustrates fundamental stochastic combinational logic blocks.
The NOT gate is used to implement 1−x in unipolar format and −x in bipolar format.
The AND gate implements the multiplication in unipolar format. The scaled addition
for both unipolar and bipolar formats is implemented using a multiplexer (MUX). As-
sume that the target function is T = ax1 + bx2. The computational result from the
MUX is scaled by |a|+ |b|. Signed multiplication is implemented using an XNOR gate
in bipolar format. The details of stochastic computational elements can be found in [2]
and [8][23].
One advantage of stochastic computing is that complex computations on stochastic
3x y x1x2
y
MUX
1
0
x1
x2
s
y
x1
x2
y
Figure 1.2: Fundamental stochastic computational elements. (a) y = 1− x in unipolar
format or y = −x in bipolar format. (b) Unsigned multiplication in unipolar format:
y = x1 · x2. (c) Scaled addition in unipolar/bipolar format: y = a|a|+|b| · x1 + b|a|+|b| · x2.
(d) Signed multiplication in bipolar format: y = x1 · x2.
bit streams can be realized using extremely low-cost designs in terms of hardware com-
plexity [10]. Brown and Card [8] have proposed stochastic implementations of hyperbolic
tangent and exponential functions using ﬁnite state machines (FSMs). Recently, several
FSM-based implementations for stochastic arithmetic have been proposed to synthesize
more sophisticated functions [1]. It has also been illustrated in [24] that complex func-
tions can be approximated in stochastic logic by using Bernstein polynomials [25].
1.2 Summary of Contributions
Our major contributions lie in ﬁve categories: FIR digital ﬁlter design in stochastic
logic, IIR digital ﬁlter design in stochastic logic, computing complex function in unipo-
lar format, polynomial computation in unipolar stochastic logic, and machine learning
system design in stochastic logic.
1.2.1 FIR Digital Filter Design in Stochastic Logic
It is well known that FIR digital ﬁlters can be implemented using lattice structures.
FIR lattice [26] structures play a central role in the theory of autoregressive signal
modeling [27] and are well suited for implementation of adaptive ﬁlters. Although,
in general, 2N multipliers and adders are required for implementation of N -tap FIR
lattice ﬁlter, linear-phase FIR lattice ﬁlters require about N multipliers and N adder-
s. Therefore, linear-phase lattice ﬁlters can be implemented using approximately the
same computation complexity as direct-form linear-phase structures using stochastic
computing [28].
4Various lattice structures are investigated for stochastic implementations of FIR
digital ﬁlters. We propose two stochastic lattice implementations for linear-phase FIR
ﬁlters. It is shown that it can achieve almost equivalent performance as stochastic
implementation of direct-form structures. Fault tolerance properties of stochastic FIR
digital ﬁlters due to random bit-ﬂips at all internal nodes are demonstrated for both
direct-form and lattice implementations using speech signals from ICA ’99 Synthetic
Benchmarks as input [29]. Comprehensive comparisons and analysis of simulation and
synthesis results for binary and stochastic implementations are presented.
1.2.2 IIR Digital Filter Design in Stochastic Logic
It is shown that while direct-form IIR ﬁlters are not suitable for stochastic implemen-
tations [30], lattice IIR digital ﬁlters [26] are well suited for stochastic implementations.
Intuitively, this is explained by the fact that the states in lattice IIR ﬁlters are orthogonal
[27], and are inherently uncorrelated. The lattice structure can be described in a state-
space form. The lattice structure for stochastic implementation can also be obtained
by transforming the lattice IIR digital ﬁlter to an equivalent structure. To the best of
our knowledge, this is the ﬁrst feasibility demonstration of stochastic implementations
for any arbitrary stable IIR digital ﬁlter.
It is also shown that scaling can be exploited to design new forms of lattice ﬁlters that
suﬀer less from overﬂow problems; these structures correspond to scaled versions of well
known normalized lattice ﬁlters [27]. The proposed structures require binary multipliers
in addition to stochastic multipliers. To reduce the number of binary multipliers at the
expense of some degradation in performance due to overﬂow, new types of stochastic
lattice ﬁlters are proposed. Various stochastic recursive digital implementations based
on basic and normalized lattice structures are proposed.
The stochastic IIR ﬁlter using a modiﬁed lattice structure is also presented. Our
analysis shows that the stochastic number generators (SNGs) and stochastic-to-binary
(S2B) converters are major sources of hardware complexity of stochastic IIR ﬁlter im-
plementations. The modiﬁed lattice structure requires fewer S2B-SNG converting pairs
and does not require any binary multiplier. Both area and power consumptions are
reduced signiﬁcantly.
51.2.3 Computing Arithmetic Functions using Stochastic Logic by Se-
ries Expansion
One advantage of stochastic computing is that complex computations on stochas-
tic bit streams can be realized using extremely low-cost designs in terms of hardware
complexity. Brown and Card [8] have proposed stochastic implementations of hyper-
bolic tangent and exponential functions using ﬁnite state machines (FSMs). Recently,
several FSM-based implementations for stochastic arithmetic have been proposed to
synthesize more sophisticated functions [1] [31] [32]. It has also been illustrated in [24]
that complex functions can be approximated in stochastic logic by using Bernstein poly-
nomials. However, for some functions, high-degree Bernstein polynomials are required
for a precise approximation, and this requires higher hardware complexity. This thesis,
for the ﬁrst time, demonstrates that instead of using FSMs or Bernstein polynomials,
the stochastic computation of arithmetic functions, such as trigonometric, exponen-
tial, logarithmic and sigmoid, can be implemented by using Maclaurin series expansion
and/or factorization.
First, it is shown that a polynomial can be implemented using multiple levels of
NAND gates based on Horner’s rule, if the coeﬃcients are alternatively positive and
negative and their magnitudes are monotonically decreasing. Truncated Maclaurin se-
ries expansions of arithmetic functions are used to generate polynomials which satisfy
these constraints. The input and output in these functions are represented by unipolar
representation. Second, for a polynomial that does not satisfy these constraints, it still
can be implemented based on Horner’s rule if each factor of the polynomial satisﬁes
these constraints by using factoring and factor-combining. Third, format conversion is
proposed for arithmetic functions with input and output represented in diﬀerent for-
mats. Polynomials are transformed to equivalent forms that naturally exploit format
conversions.
1.2.4 Computing Polynomials using Unipolar Stochastic Logic
We consider implementation of polynomials that map the interval [0,1] to itself or
negative of itself, i.e., [-1,0]. It has also been illustrated in [24] that polynomials can
be implemented in stochastic unipolar representation by using Bernstein polynomials
6[25]. However, for some polynomials, high-degree Bernstein polynomials are required
for a precise approximation, and this requires higher hardware complexity. This thesis,
for the ﬁrst time, demonstrates that instead of using Bernstein polynomials, stochastic
computation of polynomials can be implemented by using a stochastic subtractor and
factorization.
First, two approaches are presented to compute stochastic subtraction in unipolar
format. Unipolar subtraction can be approximated using multi-levels of combinational
logic, including OR and AND gates. It is also shown that a stochastic subtractor can
be implemented based on a unipolar divider. Second, computation of polynomials in
stochastic unipolar format is proposed using scaled addition and proposed stochastic
subtraction. Third, we propose stochastic computation of polynomials using factor-
ization. Diﬀerent implementations are considered for distinct locations of polynomial
roots.
1.2.5 Machine Learning Systems in Stochastic Logic
Stochastic implementations of machine learning classiﬁers are proposed in this thesis.
First, it is shown that the linear support vector machine (SVM) can be implemented
using stochastic inner-product. The number of stochastic number generator (SNG)
is minimized to reduce the hardware complexity. The artiﬁcial neural network (ANN)
classiﬁer is implemented using stochastic inner-product and hyperbolic tangent function
based on ﬁnite-state machine (FSM) based architectures. Second, a data-oriented linear
transform for input data is proposed to improve the accuracy of classiﬁcation using
stochastic logic. This approach leads to full utilization of the range of bipolar stochastic
representation ([-1,1]). The performance of stochastic linear SVM can be improved by
the proposed method while it is not always true for ANN classiﬁer due to its multiple
layers and non-linearity. Third, the proposed methods are validated using classiﬁers for
seizure prediction from electroencephalogram (EEG) signals for two subjects from the
Kaggle seizure prediction contest [33]. Comparisons in terms of accuracy and synthesis
results are presented for conventional binary implementation and proposed stochastic
designs.
The stochastic implementation of RBF kernel for SVM classiﬁer is also addressed in
7this thesis. First, an architecture with both input and output in bipolar format is pro-
posed. The computation of RBF kernel is comprised of the squared Euclidean distance
and the exponential function. In this proposed design, both components are imple-
mented in bipolar format. The squared Euclidean distance is computed using multiple
levels of multiplexers, where the number of SNGs is minimized. The bipolar exponential
function is designed based on the ﬁnite state machine (FSM) method. Second, we pro-
pose an implementation of RBF kernel with bipolar input and unipolar output. In this
implementation, the squared Euclidean distance is computed with bipolar input and
unipolar output. The exponential function is implemented in unipolar format, where
factorization and Horner’s rule are performed for the Maclaurin expansion of exponen-
tial function. The proposed designs are simulated using electroencephalogram (EEG)
signals for one subject from the Kaggle seizure prediction contest [33]. Comparisons in
terms of accuracy are presented for two proposed architectures.
1.3 Outline of the Thesis
The dissertation is outlined as follows.
The stochastic implementation of FIR digital ﬁlters is presented in Chapter 2. Af-
terwards, we present various experimental results including performance simulation,
hardware synthesis and fault tolerance test.
The stochastic implementation of IIR digital ﬁlters is presented in Chapter 3. Then,
we present various experimental results including performance simulation, hardware
synthesis and fault tolerance test.
Chapter 4 presents the design of complex functions in stochastic logic based on series
expansion. Then the proposed designs are compared with previous designs including the
ﬁnite state machine method and the Bernstein polynomial method, in terms of accuracy,
hardware complexity, power and latency.
Chapter 5 presents polynomial computation using subtractors and factorization.
Several cases are studies to compare the proposed method with the Bernstein polynomial
based method.
In Chapter 6, we propose our designs for linear SVM classiﬁer, ANN classiﬁer and
8RBF kernel in stochastic logic. The proposed designs are simulated using electroen-
cephalogram (EEG) data for seizure prediction.
Finally, Chapter 7 concludes with a summary of total contributions of this disserta-
tion and future research directions.
Chapter 2
FIR Digital Filters in Stochastic
Logic
It is well known that FIR digital ﬁlters can be implemented using lattice structures.
FIR lattice [26] structures play a central role in the theory of autoregressive signal
modeling [27] and are well suited for implementation of adaptive ﬁlters. Although,
in general, 2N multipliers and adders are required for implementation of N -tap FIR
lattice ﬁlter, linear-phase FIR lattice ﬁlters require about N multipliers and N adder-
s. Therefore, linear-phase lattice ﬁlters can be implemented using approximately the
same computation complexity as direct-form linear-phase structures using stochastic
computing [28].
2.1 Background
2.1.1 SC Inner-Product
Inner-product modules are critical components of stochastic FIR and IIR digital
ﬁlters. The design of an SC inner-product module involves stochastic multiplication
and addition mentioned in the introduction part. Fig. 2.1 describes a straightforward
implementation of SC inner-product which consists of XNOR gates and a multiplexer.
The result from this inner-product is 12(ax(n) + by(n)) with (a, b) and (x(n), y(n)) as
input vectors. We assume that all the binary inputs are converted into stochastic
9
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sequences. This implementation of stochastic inner-product module implies a scale
factor of 1/2 such that output result is scaled down to prevent overﬂow. Unless the
magnitude of the inner-product result approaches two, it can be expected that the sum
of the stochastic numbers will become smaller and smaller after passing through levels of
SC inner-products. Moreover, when the value of a stochastic number becomes smaller,
its variance may increase due to the imprecision of SC caused by signal correlation and
limited resolution of stochastic sequence with ﬁxed number of bits.
SNG
SNG
  SNG
SNG
SNG0.5
????
?
????
?
?????
MUX
??
?
(a)
????
????
?
?
????????
(b)
Figure 2.1: (a) circuit diagram, and (b) structure description of traditional stochastic
inner-product scaled by 1/2.
To overcome this problem, an implementation of inner-product which is well-suited
for the situation that one input vector (a, b) is constant was presented in [30]. This is
always the case in ﬁlter design where the tap coeﬃcients are constant. Fig. 2.2 shows
the design based on an uneven weighted multiplexer. Instead of ﬁxed
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(b)
Figure 2.2: (a) Circuit diagram, and (b) structure description of proposed implementa-
tion of stochastic inner-product.
probability of 0.5, selecting signal of the multiplexer is set to |a||a|+|b| . Additionally, s(a)
and s(b) indicate signs of coeﬃcients a and b. If a is negative (sign(a) = −1), s(a) will
be set to 0. Otherwise, sign(a) = 1 and s(a) is set to 1. The same holds true for s(b).
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The output result of the proposed inner-product is
w′′(n) =
|a|
|a|+ |b|sign(a)x(n) + (1−
|a|
|a|+ |b|)sign(b)y(n)
=
1
|a|+ |b|(ax(n) + by(n)).
Since in stochastic representation (both unipolar and bipolar formats) |a| and |b| are
less than or equal 1,
1
|a|+ |b| 
1
2
.
The scaling factor in proposed implementation is always greater than the ﬁxed factor of
1/2 in conventional implementation. When |a|+ |b| is less than one, it will even scale-up
the result. Besides better signal scaling, another advantage of proposed design is the
reduced number of SNGs required. In this sense, the hardware cost of new inner-product
decreases.
If the input vector size is extended, inner-product module can be implemented with
tree structure. Fig. 2.3 presents the architecture of an SC inner-product whose input
vector size is greater than 2.
??????????????? ???????????????
????? ????? ????? ????????????? ???????? ???????? ????????
????????????????
????? ?????
????????????????
?????????????????????????????????
????
???
Figure 2.3: The architecture of a stochastic inner-product with input vector size of 4.
Consider the computation of the inner-product< (a0, a1, a2, a3)·(x0(n), x1(n), x2(n), x3(n)) >.
The internal nodes are described by:⎧⎨
⎩ w1(n) =
1
|a0|+|a1|(a0x0(n) + a1x1(n))
w2(n) =
1
|a2|+|a3|(a2x2(n) + a3x3(n))
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The ﬁnal output is given by
w(n) =
a0x0(n) + a1x1(n) + a2x2(n) + a3x3(n)
|a0|+ |a1|+ |a2|+ |a3|
Notice that the output result is scaled by 1|a0|+|a1|+|a2|+|a3| .
In the second level of tree structure, we need to compute ((|a0|+ |a1|), (|a2|+ |a3|)) ·
(w1(n), w2(n)). Since the coeﬃcients (|a0| + |a1|) and (|a2| + |a3|) are positive, the
XNOR gates in the 2-input inner-product are not necessary. Therefore, only nodes at
the ﬁrst level of the tree require full implementation of 2-input inner-products. Other
nodes can be implemented using single multiplexers.
2.1.2 Implementation Considerations for Stochastic Digital Filters
Trade-oﬀ in delay element implementations
In [30], stochastic FIR ﬁlters in direct-form were implemented using SC inner-
product module based on two approaches. Fig. 2.4(a) shows one approach where the
input signal x(n) is ﬁrst converted into a stochastic bit-stream, and then is passed
through the delay line. In Fig. 2.4(b), the input signal ﬁrst passes through the delay
line, and then each signal from the delay line is converted separately to a stochastic bit
sequence.
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Figure 2.4: Two approaches to delaying input signals in stochastic digital ﬁlters: the
input samples are delayed in (a) stochastic representation, (b) binary representation.
Table 2.1 shows synthesis results of two implementations for stochastic direct-form
FIR ﬁlters. We assume that binary word-length is 10, whereas the length of stochastic
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Table 2.1: Area consumption comparison of two implementations for stochastic direct-
form FIR ﬁlters in terms of equivalent 2-input NAND gates.
Type of Filter Order
Implementations 2 4 6
2’s complement 3243 6575 9147
Type-I 25761 51107 76450
Type-II 1453 2445 3762
sequence is 1024. The consumptions of area are given in terms of equivalent two input
NAND gates in 65nm libraries. Type-I corresponds to the architecture in Fig. 2.4(a)
and Type-II represents the architecture shown in Fig. 2.4(b). Type-I architecture leads
to 10-fold increase in hardware complexity, compared to Type-II architecture, and it is
even greater than traditional 2’s complement ﬁlters. This fact suggests that in a feasible
architecture of any kind of stochastic digital ﬁlters, signals should be stored in delay
elements in 2’s complement format even though more SNGs are required.
Hardware eﬃciency of stochastic digital signal processing system
In stochastic DSP implementations, the complexity of an addition, that is, the cost
of a multiplexer containing SNGs, is signiﬁcantly higher than that of an XNOR gate
which implements a multiplication. Therefore, the optimization of stochastic ﬁlter ar-
chitectures should focus on reducing the number of additions in a system.
2.2 Stochastic Lattice Implementation of Linear-phase FIR
Filters
2.2.1 Lattice structure for FIR ﬁlters
Lattice structure for FIR ﬁlters can be derived using the Schur algorithm [34]. The
Schur algorithm was originally used to test if a power series is analytic and bounded in
the unit disk. If an N th-order polynomial ΨN (z) has all zeros inside the unit circle, N+1
polynomials Ψi(z), i = N,N − 1, · · · , 0 can be generated by the Schur algorithm. One
of the most important properties of the Schur algorithm is that these N+1 polynomials
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are orthogonal to each other and can be used as orthogonal basis functions to expand
any N th order polynomial. This orthogonality of the Schur algorithm has been exploited
to synthesize various types of lattice ﬁlters. More details on using Schur algorithm to
derive lattice structures can be found in Chapter 12 of [27].
A typical basic lattice stage for FIR ﬁlters is shown in Fig. 2.5. The
??
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Figure 2.5: A typical basic lattice stage for FIR ﬁlters.
corresponding Schur polynomials are obtained by using the degree reduction procedure:
Ψi−1(z) =
z−1{Ψi(z)− kiΨ∗i (z)}
si
. (2.1)
In equation (2.1), lattice coeﬃcient ki is given by Ψ(0)/Ψ
∗(0) and Ψ∗i (z) is the reverse
polynomial of Ψi(z). For basic lattice structure, si = 1− k2i . The reverse polynomial of
(2.1) is given by:
Ψ∗i−1(z) = z
i−1Ψi−1(z−1) =
Ψ∗i (z)− kiΨi(z)
1− k2i
(2.2)
From equations (2.1) and (2.2), equations describing lattice stage shown in Fig. 2.5 are
described as follows: {
Ψi(z) = zΨi−1 + kiΨ∗i−1(z)
Ψ∗i (z) = Ψ
∗
i−1(z) + kizΨi−1(z)
(2.3)
Equations (2.3) can also be transformed to the following equations based on equations
(1) and (2): {
Ψi(z) = zΨi−1 + kiΨ∗i−1(z)
Ψ∗i (z) = (1− k2i )Ψ∗i−1(z) + kiΨi(z)
(2.4)
Then the basic lattice structure can be designed using an alternative implementation
based on equations above as shown in Fig. 2.6.
A normalized lattice structure for FIR ﬁlters is derived by choosing si to be√
1− k2i in Schur algorithm (2.1). Schur polynomials are denoted by Φ in normal-
ized lattice structure. The Schur polynomial Φi−1(z) and reverse polynomial Φ∗i−1(z)
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Figure 2.6: An alternative implementation of basic lattice stage for FIR ﬁlters.
are derived by degree reduction procedure as follows:
Φi−1(z) =
z−1{Φi(z)− kiΦ∗i (z)}√
1− k2i
(2.5)
and
Φ∗i−1(z) = z
i−1Φi−1(z−1) =
Φ∗i (z)− kiΦi(z)√
1− k2i
. (2.6)
Based on equations (2.5) and (2.6), equations to describe normalized lattice structures
are derived in two formats. The ﬁrst implementation is described by:⎧⎨
⎩
Φi(z) =
1√
1−k2i
(zΦi−1 + kiΦ∗i−1(z))
Φ∗i (z) =
1√
1−k2i
(Φ∗i−1(z) + kizΦi−1(z))
(2.7)
The corresponding lattice stage is shown in Fig. 2.7. The second implementation
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Figure 2.7: The implementation of normalized lattice stage corresponding to equations
(2.7).
of normalized lattice structure is described as follows:⎧⎨
⎩
Φi(z) =
1√
1−k2i
(zΦi−1 + kiΦ∗i−1(z))
Φ∗i (z) =
√
1− k2iΦ∗i−1(z) + kiΦi(z)
(2.8)
The lattice stage corresponding to equations (2.8) is shown in Fig. 2.8.
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Figure 2.8: The implementation of normalized lattice stage corresponding to equations
(2.8).
A modiﬁed lattice structure for FIR ﬁlters is derived by choosing si to be 1 − ki
in Schur algorithm (1) [35]. Schur polynomials are denoted by Θ in the modiﬁed lattice
structure. The Schur polynomial Θi−1(z) and reverse polynomial Θ∗i−1(z) are derived
by degree reduction procedure as follows:
Θi−1(z) =
z−1{Θi(z)− kiΘ∗i (z)}
1− ki (2.9)
and
Θ∗i−1(z) = z
i−1Θi−1(z−1) =
Θ∗i (z)− kiΘi(z)
1− ki . (2.10)
Based on equations (2.9) and (2.10), equations to describe modiﬁed lattice structures
are derived in two formats. The ﬁrst implementation is described by:{
Θi(z) =
1
1+ki
(zΘi−1 + kiΘ∗i−1(z))
Θ∗i (z) =
1
1+ki
(Θ∗i−1(z) + kizΘi−1(z))
(2.11)
The corresponding lattice stage is shown in Fig. 2.9.
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Figure 2.9: The implementation of modiﬁed lattice stage corresponding to equations
(2.11).
The second implementation of modiﬁed lattice structure is described as follows:{
Θi(z) =
1
1+ki
(zΘi−1 + kiΘ∗i−1(z))
Θ∗i (z) = (1− ki)Θ∗i−1(z) + kiΘi(z)
(2.12)
The lattice stage corresponding to equations (2.12) is shown in Fig. 2.10.
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Figure 2.10: The implementation of modiﬁed lattice stage corresponding to equations
(2.12).
2.2.2 Linear-phase lattice FIR ﬁlters
A typical basic lattice FIR ﬁlter is shown in Fig. 2.11. Notice that 2N adders
are required for N -tap FIR lattice ﬁlter while a direct-form FIR ﬁlter with the same
order has only N adders. It means the number of inner-products in stochastic lattice
implementations is twice as that of stochastic direct-form FIR ﬁlters. Thus, hardware
complexity and noise will increase due to the increase in the number of computations.
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Figure 2.11: The block diagram of an N -tap FIR lattice ﬁlter.
However, lattice structure of linear phase FIR ﬁlters can be implemented with same
number of computations as direct-form structure. Assume that ki’s represent coeﬃcients
in lattice structure. Directly applying coeﬃcients-to-k-parameter algorithm [36] for
linear-phase FIR ﬁlters leads to singularity which is caused by the symmetry of linear-
phase FIR coeﬃcients [28]. Fig. 2.12 shows an alternative approach to implementing
lattice structure for an N -tap linear-phase FIR ﬁlter, where L = N+12  and M = N2 .
Assume the linear-phase FIR ﬁlter is described as y(n) = b0x(n) + b1x(n − 1) +
· · · + bNx(n − N), where bi = bN−i. The key idea is applying Schur algorithm [34]
only for [b0, b1, · · · , bN+1
2
] rather than all N + 1 coeﬃcients to avoid the singularity
where ki = ±1 (see [28] for detailed derivation). In Fig. 2.12, the basic lattice stage is
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Figure 2.12: The block diagram of an N -tap linear-phase FIR lattice ﬁlter using basic
lattice structure.
implemented using the circuit diagram shown in Fig. 2.5. Notice that multiple lattice
stages have been proposed in the previous section. Therefore, as shown in Fig. 2.13,
various types of lattice FIR ﬁlters can be implemented by replacing the basic lattice
stage using structures from Fig. 2.6 to Fig. 2.10.
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Figure 2.13: The block diagram of an N -tap linear-phase FIR lattice ﬁlter using arbi-
trary proposed lattice stage.
For linear-phase FIR ﬁlters, lattice coeﬃcients ki’s may be greater than one since
there are zeros located outside of the unit circle in z-plane as shown in Fig. 2.14. No-
tice that coeﬃcients
√
1− k2i and 1/
√
1− k2i in normalized lattice structure shown in
Fig. 2.8 are complex numbers if ki > 1. Therefore, this lattice structure is not suited
for the implementation of linear-phase FIR ﬁlters.
2.2.3 Stochastic implementation of linear-phase lattice FIR ﬁlters
Consider implementing linear-phase lattice FIR ﬁlters using stochastic logic. Note
that the output of a stochastic inner-product is implicitly scaled. A stochastic inner-
product is implemented as shown in Fig. 2.15(a). Multiplications are
performed by XNOR gates and a multiplexer is used to compute scaled addition. The
select signal of the multiplexer is set to |a||a|+|b| . Additionally, s(a) and s(b) indicate
signs of coeﬃcients a and b. If a is negative, s(a) will be set to 0. Otherwise, s(a) is
set to 1. The same holds true for s(b). The output of the inner-product is given by
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Figure 2.14: Zeros of H(z) = 0.0264+0.1405z−1+0.3331z−2+0.3331z−3+0.1405z−4+
0.0264z−5, which describes a linear-phase 5th-order FIR ﬁlter with cut-oﬀ frequency at
0.1π. The lattice coeﬃcients are given by k = [0.3909,12.6123, 0, 0, 1].
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Figure 2.15: Stochastic inner-products to compute (a) w1(n) = ax(n) + by(n) and (b)
w2(n) = c · ax(n) + c · by(n)
20
w′(n) = (ax(n)+ by(n))/(|a|+ |b|). Compared to the ideal output w1(n), the stochastic
output is scaled by |a|+ |b|. In Fig. 2.15(b), assume that the objective computation is
w2(n) = c · ax(n) + c · by(n). The output of stochastic inner-product is given by
w′′(n) =
c · ax(n) + c · by(n)
|c · a|+ |c · b|
=
ax(n) + by(n)
|a|+ |b| = w
′(n).
(2.13)
Therefore, equivalent scalings of two inputs for stochastic inner-product do not alter
the computational result since only a fractional coeﬃcient is required to determine the
select signal of the multiplexer.
Comparing Fig. 2.5, Fig. 2.7 and Fig. 2.9, we observe that these three implemen-
tations of basic, normalized and modiﬁed lattice structures are similar, where the only
diﬀerence is the scaling of outputs. Notice that top and bottom paths of these three
lattice structures are equivalently scaled. Scaled results are used for inner-product com-
putations at next level lattice stage. As compared in Fig. 2.15, equivalent scalings of
two inputs for a stochastic inner-product do not alter the computational result. There-
fore, lattice structures in Fig. 2.5, Fig. 2.7 and Fig. 2.9 lead to the same stochastic
implementation of lattice FIR ﬁlter as shown Fig. 2.16. Notice that corresponding 2’s
complement implementation is shown in Fig. 2.12. XNOR gates perform multiplication-
s and multiplexers perform scaled additions. The stochastic design computes a scaled
result y(n)/(2
∏m
i=1(1+ |ki|)). Coeﬃcient s(ki) represents the sign of ki. Full implemen-
tations of SC inner-products are not required since out of four coeﬃcients in a lattice
stage two are always unity. Stochastic-to-binary (S2B) modules [30] are used to convert
stochastic bit-streams to binary numbers. The size of each delay element is determined
by the word-length of 2’s complement representation. All coeﬃcients in the architecture
are represented by stochastic sequences. Unlike stochastic lattice implementation of IIR
ﬁlters [18], coeﬃcients do not require extra scaling since computation results of top line
and bottom line in a lattice stage are equivalently scaled by SC inner-product modules.
The normalized lattice structure shown in Fig. 2.8 is not suited for implementations
of linear-phase FIR ﬁlters. We only consider lattice structures shown in Fig. 2.6 and
Fig. 2.10. Compared to Ψi(z) and Ψ
∗
i (z) of the basic lattice stage shown in Fig. 2.6,
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Figure 2.16: The architecture of a stochastic implementation for an N -tap linear-phase
FIR lattice ﬁlter using lattice stages shown in Fig. 2.5, Fig. 2.7 and Fig. 2.9.
both Θi(z) and Θ
∗
i (z) of the modiﬁed lattice stage shown in Fig. 2.10 are scaled by
1/(1+ki). Therefore, these two lattice stage implementations lead to the same stochas-
tic implementation of lattice FIR ﬁlter as shown in Fig. 2.17. The corresponding 2’s
complement implementations is shown in Fig. 2.18. Coeﬃcient s(ki)
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Figure 2.17: The architecture of a stochastic implementation for an N -tap linear-phase
FIR lattice ﬁlter using lattice stages shown in Fig. 2.6 and Fig. 2.10.
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Figure 2.18: The 2’s complement implementation corresponding to stochastic lattice
FIR ﬁlter shown in Fig. 2.17.
represents the sign of ki. The select signal of multiplexers in top path in the lattice
stage is given by 1/(1 + |ki|) and the computational result is scaled by 1 + |ki|. The
select signal of multiplexers in bottom path is given by:
|ki|
|1−k2i |
1+|ki| + |ki|
(2.14)
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Notice that the ﬁrst term of denominator is scaled by 1/(1 + |ki|) since the input gen-
erated from top path multiplexer is scaled by 1 + |ki|. If |ki| ≤ 1, the computational
result of bottom path multiplexer can be simpliﬁed based on (14) as follows:
1−k2i
1+|ki|Ψ
∗
i−1 + ki
Ψi
1+|ki|
|1−k2i |
1+|ki| + |ki|
=
(1− k2i )Ψ∗i−1 + kiΨi
|1− k2i |+ |ki|(1 + |ki|)
=
(1− k2i )Ψ∗i−1 + kiΨi
1 + |ki|
(2.15)
In this case, computational results of the top and bottom paths are equivalently scaled
by 1/(1+ |ki|). If |ki| > 1, the computational result of bottom path multiplexer is given
by:
1−k2i
1+|ki|Ψ
∗
i−1 + ki
Ψi
1+|ki|
|1−k2i |
1+|ki| + |ki|
=
(1− k2i )Ψ∗i−1 + kiΨi
|1− k2i |+ |ki|(1 + |ki|)
=
(1− k2i )Ψ∗i−1 + kiΨi
2k2i + |ki| − 1
.
(2.16)
The bottom path result is scaled by 1/(2k2i + |ki| − 1). Recall that the top path is
scaled by 1/(1 + |ki|). To balance the scalings of two paths, an XNOR gate is required
in the top path to perform a multiplication with (1 + |ki|)/(2k2i + |ki| − 1). A large
value of ki leads to a large scaling, which degrades computation accuracy. Therefore,
the implementation shown in Fig. 2.17 is suited for FIR lattice ﬁlters with small lattice
coeﬃcients.
2.3 Experimental Results
In this section, we present the experimental results for stochastic direct-form im-
plementation and lattice implementation for linear-phase FIR ﬁlters. The metrics of
measurement include accuracy, fault-tolerance performance, and hardware complexity.
2.3.1 Simulation Results
A truncated speech signal from ICA ’99 Synthetic Benchmarks is used as the input
signal. In our simulation, the length of the stochastic sequence is 1024 and the cor-
responding word-length of 2’s complement representation is 10. A total of 5000 input
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samples are used for simulation.
Table 2.2 shows the output signal-to-noise ratio (SNR) for various implementations
of low-pass linear-phase FIR ﬁlters with diﬀerent orders and cut-oﬀ frequencies. The
conventional 2’s complement implementations of linear FIR ﬁlters in direct-form and
basic lattice structure are denoted by 2s-df and 2s-latc, respectively. The stochastic
direct-form implementation is described by SC-df. The stochastic lattice implementa-
tion shown in Fig. 2.16 is denoted by SC-latc1 while SC-latc2 represents the design shown
in Fig. 2.17. The SC-df is considered as a stochastic implementation in previous work
[30] while SC-latc1 and SC-latc2 are the proposed stochastic implementations. From
simulation results, we observe that the SC-df and SC-latc1 have equivalent performance.
For several cut-oﬀ frequencies in high-order ﬁlters, the SC-df is slightly more accurate
than the SC-latc1 since the output of SC-latc1 is implicitly scaled by
∏
i(1+ |ki|) while
no scaling is introduced for SC-df in our test. Notice that the outputs of a lattice stage
in the SC-lat2 implementation is scaled by 1/(2k2i + |ki| − 1) for |ki| > 1, whereas the
scaling of each lattice stage for the SC-latc1 implementation is given by 1/(1+ |ki|). The
SC-latc1 outperforms the SC-latc2 implementation since SC-latc2 suﬀers from greater
implicit scaling.
The traditional 2’s complement implementations outperforms all stochastic imple-
mentations. This is not surprising, considering the random ﬂuctuation in stochastic
logic. Fig. 2.19 illustrates the spectrums of input and output signals obtained from
stochastic and ideal implementations of ﬁlters. Stochastic lattice implementation-I cor-
responds to the design shown in Fig. 2.16 while stochastic lattice implementation-II
corresponds to the design shown in Fig. 2.17.
It is known that accuracy of stochastic logic is inﬂuenced by the length of stochastic
bit streams. In simulations above, the length is ﬁxed at 10 bits. Fig. 2.20 shows
output Mean Squared Error (MSE) and SNR of a speciﬁed ﬁlter with various sequence
lengths for diﬀerent stochastic implementations. The speciﬁed ﬁlter is a 3rd-order linear-
phase FIR ﬁlters with cut-oﬀ frequency at 0.1π. We observe that ﬁlter performance is
improved with the increase of stochastic sequence length. Compared to the stochastic
lattice implementation I, MSE and SNR of lattice implementation II degrade faster with
shorter sequence length. This is explained by the fact that the SC-latc2 implementation
suﬀers more from implicit scaling of lattice stages than the SC-latc1 implementation.
24
0 0.5 1 1.5 2
0
100
200
300
Normalized Frequency(π)
Input Signal Spectrum
0 0.5 1 1.5 2
0
0.5
1
Normalized Frequency(π)
Filter Frequence Response
0 0.5 1 1.5 2
0
100
200
300
Normalized Frequency(π)
Ideal Output
0 0.5 1 1.5 2
0
100
200
300
Normalized Frequency(π)
SC direct−form FIR Output
0 0.5 1 1.5 2
0
200
400
Normalized Frequency(π)
SC lattice−I FIR Output
0 0.5 1 1.5 2
0
20
40
60
Normalized Frequency(π)
SC lattice−II FIR Output
Figure 2.19: The spectrums of input signal, ﬁlter frequency response, ideal output, s-
tochastic direct-form output, stochastic lattice-I output, and stochastic lattice-II output
for ﬁltering using a 3rd-order linear-phase FIR ﬁlters with cut-oﬀ frequency at 0.1π.
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Table 2.2: The output SNR (dB) for linear-phase FIR ﬁlters of diﬀerent orders and
cut-oﬀ frequencies.
Filter Low-pass Cut-Oﬀ Frequency
Order 0.1π 0.2π 0.3π 0.4π 0.5π 0.6π 0.7π 0.8π
2s-df
3 30.26 30.23 30.28 30.22 30.35 30.14 30.85 30.53
5 26.69 26.89 26.74 26.92 27.04 26.98 27.27 26.83
7 24.16 24.18 24.43 24.64 24.78 24.22 24.50 24.42
2s-latc
3 30.24 30.14 30.22 30.27 30.35 30.21 30.73 30.49
5 26.52 26.68 26.72 26.87 27.04 26.65 27.13 26.62
7 24.08 24.13 24.23 24.61 24.58 24.39 24.46 24.31
SC-df
3 15.80 15.80 16.02 16.24 16.38 16.48 16.56 16.03
5 14.62 14.50 15.04 15.52 15.32 15.99 15.75 15.62
7 14.12 14.28 14.61 14.66 14.35 14.58 14.41 14.44
SC-latc1
3 15.83 16.06 16.04 16.15 16.20 16.74 16.48 16.21
5 14.71 14.91 14.96 15.54 15.44 15.41 15.39 15.21
7 13.97 14.35 14.56 14.32 13.81 13.73 13.60 13.78
SC-latc2
3 14.74 14.88 14.59 14.81 14.78 14.80 14.65 14.33
5 13.18 13.40 13.61 13.68 13.36 13.22 13.57 13.78
7 12.34 13.29 13.57 13.17 13.57 13.78 13.77 13.81
Due to the extra scaling, the SC-latc2 implementation is more sensitive to the resolution
of stochastic sequences, which is determined by the length of bit streams.
2.3.2 Synthesis Results
Synthesis results of stochastic FIR ﬁlters are evaluated using 65nm technology. The
architectures are synthesized using Synopsys Design Compiler. We also compare hard-
ware complexity between traditional binary implementations and stochastic implemen-
tations. In stochastic implementations, the length of stochastic sequences is 1024, and
binary numbers in traditional implementations require 10 bits. Table 4.5 shows hard-
ware complexity, power consumption and critical path of binary and stochastic imple-
mentations for linear phase FIR ﬁlters.
The results show that stochastic implementations require less hardware resources
than traditional binary implementation due to the low cost of arithmetic units. Com-
pared with the previous stochastic direct-form implementation, the proposed stochas-
tic lattice implementations consume less hardware resources. Comparing Fig. 2.4(b)
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Figure 2.20: Output Mean Squared Error (MSE) and SNR of a speciﬁed ﬁlter with
various sequence lengths for (a) stochastic direct-form implementation, (b) stochastic
lattice implementation I, and (c) stochastic lattice implementation II.
and Fig. 2.16, we can observe that for an N -tap linear-phase FIR ﬁlter, a stochastic
direct-form implementation requires N 2-input inner-products while a stochastic lattice
implementation requires (2 · N2  + 1) 2-input inner-product. The hardware complex-
ities of the additions in two implementations are about the same. However, there are
N SNG modules in Type-II stochastic direct-form implementation, whereas stochastic
lattice implementation requires (N2  + 1) SNG modules. Compared to SNG modules,
hardware complexity of a S2B module can be ignored. Therefore, the low hardware
complexity of stochastic lattice implementation is explained by the reduction of the
number of SNG modules. The SC-latc2 implementation slightly costs more hardware
than the SC-latc1 due to several extra XNOR gates.
In general, the critical path delay of stochastic implementations is less than tradi-
tional 2’s complement implementations. However, the proposed lattice implementations
involve longer critical path than the stochastic direct-form implementation. The power
consumption of the proposed stochastic lattice implementations is less than the previous
stochastic direct-form implementation. The proposed stochastic lattice implementation
also consumes less power than the traditional 2’s complement lattice implementation.
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Table 2.3: The hardware complexity (in terms of equivalent 2-input NAND gates),
power consumption and critical path delay of various implementations of linear phase
FIR ﬁlters.
Filter Order
3 5 7
2s-df
Area 4573 7941 10593
Power (μW ) 9.55 13.65 17.40
Critical Path (ns) 10.04 11.18 11.79
2s-latc
Area 3755 7295 10063
Power (μW ) 9.40 17.27 25.02
Critical Path (ns) 9.30 13.76 14.78
SC-df
Area 2091 3193 4186
Power (μW ) 10.63 16.14 20.17
Critical Path (ns) 2.87 3.30 4.15
SC-latc1
Area 1848 2716 3566
Power (μW ) 9.01 13.13 17.24
Critical Path (ns) 5.34 6.03 6.30
SC-latc2
Area 1857 2735 3596
Power (μW ) 9.13 13.21 17.36
Critical Path (ns) 5.36 6.04 6.32
However, in general, the improvement of power consumption from stochastic implemen-
tations is limited, compared to conventional 2’s complement implementations. Consid-
ering the long latency of stochastic implementations (1024 clock cycles in our test), the
stochastic logic is not an ideal low power/energy solution.
2.3.3 Fault Tolerance Analysis
We performed fault-tolerance test for both stochastic FIR ﬁlters by randomly in-
jecting bit-ﬂipping error at all internal nodes and measuring the corresponding output
error-to-signal power ratio for each implementation. Real speech signals from ICA ’99
Synthetic Benchmarks are used as the test inputs. The length of the stochastic sequence
is 1024. A total of 5000 input samples are used. We control the level of injected soft
error by ﬂipping certain percent bits of all internal computational nodes in circuits.
Flipped bits are selected at random.
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A 7-tap linear-phase FIR ﬁlter with cut-oﬀ frequency at 0.1π is considered. The sig-
nals at marked nodes in Fig. 2.21 are ﬂipped for a speciﬁed percent at random. A
total of 14 internal nodes are considered in traditional binary and stochastic direct-form
implementations. For stochastic lattice implementations I and II, 12 and 15 internal
computational nodes are considered, respectively. Table 2.4 and Fig. 2.22 present output
error-to-signal power ratios due to bit-ﬂipping.
Table 2.4: The output SNR (dB) due to random bit-ﬂipping for diﬀerent implementa-
tions for a 7th-order low-pass linear-phase FIR ﬁlter with cut-oﬀ frequency 0.1π.
Type of Percentage of Bit-ﬂipping
Implementations 0% 0.01% 0.05% 0.1% 0.5% 1%
traditional binary
24.20 9.82 2.64 -0.38 -7.06 -9.55
direct-form
traditional binary
24.08 9.68 2.51 -0.46 -7.11 -9.79
binary lattice
stochastic
13.33 13.33 13.32 13.31 13.12 12.68
direct-form
stochastic
13.28 13.26 13.22 13.21 12.49 10.86
lattice-I
stochastic
13.19 13.16 13.09 12.72 11.87 10.15
lattice-II
In this simulation, it is shown that bit-ﬂipping almost has no impact on the output
accuracy of stochastic direct-form and lattice implementations when ﬂipping percentage
is under 0.5%. Starting with 0.01% bit-ﬂipping, the performance of the traditional
binary implementation is degraded signiﬁcantly due to random bit-ﬂippings while the
performance of stochastic implementations remains stable. Notice that in our test the
word-length of binary design is 10-bit and the length of stochastic bit streams is 210.
The result of fault-tolerance test may vary for diﬀerent word-lengths.
2.4 Conclusion
We investigate the implementation of linear-phase FIR digital ﬁlters in stochastic
logic. Two novel architectures of stochastic linear-phase FIR ﬁlter based on lattice
structures have been presented. Basic, normalized and modiﬁed lattice structures are
considered for the stochastic implementation. Compared with the previous stochastic
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Figure 2.21: The architectures for (a) traditional binary FIR ﬁlter, (b) stochastic
direct-form FIR ﬁlter, (c) stochastic lattice implementation-I, and (d) stochastic lat-
tice implementation-II of linear-phase FIR ﬁlter, where random bit-ﬂippings occur at
the nodes marked (SNG and S2B modules are not shown in this ﬁgure).
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Figure 2.22: Fault-tolerance test results of diﬀerent implementations for a 7th-order
low-pass linear-phase FIR ﬁlters with cut-oﬀ frequency 0.1π.
implementation of FIR ﬁlters in direct-form, the proposed lattice implementations can
obtain equivalent performance and involve less hardware complexity. The power con-
sumption of stochastic implementation is also reduced by the proposed architectures.
However, the critical path delay of the proposed implementations is greater than that
of stochastic implementation in direct-form.
Compared stochastic implementations with conventional binary implementations,
the hardware complexity and critical path delay are reduced. The stochastic imple-
mentations also show signiﬁcantly better fault-tolerance than conventional binary im-
plementations. The limitation of this work is consistent with inherent drawbacks of
stochastic logic. Due to random ﬂuctuation in computations, the performance of s-
tochastic implementations is worse than that of conventional binary implementations.
Additionally, the stochastic implementation is not an ideal low power/energy solution
for FIR ﬁlter design, compared to the traditional binary implementation.
Chapter 3
IIR Digital Filters in Stochastic
Logic
Stochastic computing implicitly assumes the independence of the input signals in
arithmetic functions. As signals get correlated, the error in stochastic computing in-
creases [37]. This limits the utility of stochastic computing for signal processing systems.
The correlation in FIR digital ﬁlters increases with ﬁlter order; thus higher-order ﬁlters
may require higher number of bits to represent numbers [20]. However, the feedback
in IIR digital ﬁlters continuously propagates the signal correlation [38]. The error in s-
tochastic computing implementations of these ﬁlters is so large that these ﬁlters compute
functionally incorrect outputs, and fail to ﬁlter the input signal as desired. Implemen-
tation of simple ﬁrst and second order IIR ﬁlters using stochastic logic was presented
in [39]. However, the pole location was restricted to be very close to unity. Imple-
mentation of arbitrary IIR digital ﬁlters using stochastic logic with acceptable accuracy
was considered impossible. In this chapter, we present the stochastic implementation
of arbitrary IIR ﬁlters based on basic, normalized and modiﬁed lattice structures.
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3.1 Stochastic State-space Implementation for IIR Digital
Filters
3.1.1 Background of Lattice IIR Filter
Lattice digital ﬁlters have good numerical properties since the denominator of a given
transfer function is synthesized in a robust way. Fig. 3.1 illustrates an example of the
most commonly-used lattice structure, the basic lattice IIR ﬁlter. Lattice IIR ﬁlters can
be derived using Schur algorithm [34]. The Schur algorithm was originally used to test
if a power series in analytic and bounded in the unit disk. If an N th-order polynomial
ΦN (z) has all zeros inside the unit circle, N + 1 polynomials Φi(z), i = N,N − 1, · · · , 0
can be generated by the Schur algorithm. One of the most important properties of
the Schur algorithm is that these N + 1 polynomials are orthogonal to each other and
can be used as orthogonal basis functions to expand any N th order polynomial. This
orthogonality of the Schur algorithm has been exploited to synthesize various types of
lattice ﬁlters. More details on using Schur algorithm to derive lattice structures can be
found in Chapter 12 of [27].
Stochastic IIR ﬁlters can be implemented using inner-products similar to stochastic
FIR ﬁlters. This approach leads to stochastic direct-form IIR ﬁlters [30]. However, states
in direct-form IIR ﬁlters are highly correlated and the signal correlation is continuously
propagated by the feedback. These ﬁlters compute functionally incorrect outputs, and
fail to ﬁlter the input signal as desired. Therefore, we propose to implement stochastic
IIR ﬁlters based on lattice structures, where states are orthogonal.
As it is mentioned in the introduction part, two approaches to implementing s-
tochastic IIR digital ﬁlters are considered. This section describes the ﬁrst approach to
implementing the stochastic IIR ﬁlters by describing basic lattice structure in a state-
space form.
3.1.2 An Example of 3rd-order Stochastic IIR Filter with State-Space
Description
The IIR ﬁlter transfer function is ﬁrst mapped to a basic lattice ﬁlter using the
Schur algorithm [34] and the polynomial expansion algorithm. Then the lattice ﬁlter is
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described by a state-space description.
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Figure 3.1: The 3rd-order basic lattice ﬁlter structure.
Consider the 3rd-order lattice IIR ﬁlter shown in Fig. 3.1. It can be described by
the state-space description:
x(n+ 1) = Ax(n) + bu(n), (3.1)
y(n) = cTx(n) + du(n). (3.2)
The boldfaced letters imply a vector or a matrix. In the above representation, x is
the state vector, u is the input and y is the output. From the ﬁlter diagram shown in
Fig. 3.1, we can express x(n+ 1) and y(n) in terms of x(n) and u(n):⎧⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
x1(n+ 1) = x2(n)− k1 · x1(n)
x2(n+ 1) = x3(n)− k1k2 · x2(n)− k2(1− k21) · x1(n)
x3(n+ 1) = u(n)− k2k3 · x3(n)− k1k3(1− k22) · x2(n)
+k3(1− k21)(1− k22) · x1(n)
y(n) = c0x1(n) + c1x2(n) + c2x3(n) + c3u(n).
Parameters A, b, c and d can be obtained by expressing above equations in a matrix
form as:
A =
⎡
⎢⎢⎣
−k1 1 0
−k2(1− k21) −k1k2 1
k3(1− k21)(1− k22) −k1k3(1− k22) −k2k3
⎤
⎥⎥⎦
b =
⎡
⎢⎢⎣
0
0
1
⎤
⎥⎥⎦ , c =
⎡
⎢⎢⎣
c0
c1
c2
⎤
⎥⎥⎦ , d = c3
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The state-space description can be mapped to a stochastic logic architecture using
stochastic inner-product modules to implement equations (3.1) and (3.2). The archi-
tecture is shown in Fig. 3.2.
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Figure 3.2: The circuit diagram of a 3rd-order stochastic IIR lattice ﬁlter with state
space implementation.
The stochastic N th-order ﬁlter computes the scaled result y(n)/(
∑N−1
i=0 |ci| + |d|).
Stochastic number generators (SNG) are used to generate stochastic sequences which
are input to stochastic inner-product modules. Coeﬃcients aij , bi and ci represent
entries in matrix A, vectors b and c, respectively. Notice that all internal states x(n)
are fed-back for computing the output. These outputs are scaled by the reciprocal of
the scale factor of the inner product module, denoted as Si given by
∑N−1
j=0 |aij | + |bi|
(see Fig. 3.2). Since Si can be greater than one, and multiplication by a number larger
than one cannot be implemented using stochastic logic, the three scale multipliers are
implemented using binary multipliers. The inner product output needs to be converted
back to a binary number using a stochastic-number-to binary-number converter (S2BC).
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After binary scaling multiplication, the result is converted to a stochastic sequence again
using an SNG.
3.1.3 The Lattice-to-State-Space Algorithm for Arbitrary Order IIR
Filters
The Lattice-to-State-Space (L2SS) algorithm is an iterative procedure for transfer-
ring coeﬃcients in lattice structure (ki and ci in Fig. 3.1) to parameters in state-space
description (A, b, c and d in equations (3.1) and (3.2)). It is obvious that for N th-order
basic lattice IIR ﬁlters,
b =
⎡
⎢⎢⎢⎢⎢⎣
0
0
...
1
⎤
⎥⎥⎥⎥⎥⎦ , c =
⎡
⎢⎢⎢⎢⎢⎣
c0
c1
...
cN−1
⎤
⎥⎥⎥⎥⎥⎦ , d = cN
The L2SS algorithm computes A in two steps. In the ﬁrst step, use xi(n + 1) to
represent the ith entry of x(n+ 1) in equation (3.1). For i = 2, 3, · · · , N − 1, xi(n+ 1)
can be expressed in terms of x1(n+1), x2(n+1), · · · , xi−1(n+1), x1(n) and xi+1(n) as
follows,
xi(n+ 1) = −kix1(n) + xi+1(n)− (
i−1∑
j=1
kikjxj(n+ 1)). (3.3)
Besides,
x1(n+ 1) = −k1x1(n) + x2(n) (3.4)
and
xN (n+ 1) = −kNx1(n) + u(n)− (
N−1∑
j=1
kNkjxj(n+ 1)). (3.5)
Notice that xi(n + 1) is represented using x1(n + 1), x2(n + 1), · · · , xi−1(n + 1) in a
recursive manner. In Fig. 3.3, the objective state xi(n + 1) and the data path to
compute xi(n + 1) are labeled with red color. Coeﬃcients in equation (3.3) can be
written in vector form as:
Bi = [−ki, 1,−kik1,−kik2, · · · ,−kiki−1],
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where i ∈ [2, N − 1]. The length of Bi is i + 1. In order to place these (N − 2) Bi’s
in an N ×N square matrix B, pad with 0’s at the end of each Bi whose length is less
than N . Thus, length of Bi is extended to N and
B =
⎡
⎢⎢⎢⎢⎢⎣
B1
B2
...
BN
⎤
⎥⎥⎥⎥⎥⎦ ,
where
B1 = [−k1, 1, 0, · · · , 0],
and
BN = [−kN , 1,−kNk1,−kNk2, · · · ,−kNkN−2].
Notice that (−kikN−1), the last entry of BN , is removed to ensure the length of BN to
be N . It will be considered at the end of the algorithm (the last line labeled with * in
Algorithm 1).
In the second step, starting with equation (3.4), recursively substitute x1(n+1), x2(n+
1), · · · , xi−1(n+1) on the right sides of equations (3.3) and (3.5) with x1(n), x2(n), · · · , xN (n)
from i = 1 to N . Thus, B will be converted to parameter A, where
A =
⎡
⎢⎢⎢⎢⎢⎣
A1
A2
...
AN
⎤
⎥⎥⎥⎥⎥⎦ ,
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Figure 3.3: The data path to compute internal state xi(n+ 1).
The L2SS algorithm is described by the pseudo-code shown inAlgorithm 1. Instead
of calculating parameters in state-space description manually, the L2SS algorithm makes
it possible to automatically calculate parameters for arbitrary ﬁlter order by a computer
program.
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Algorithm 1 The L2SS Algorithm.
Initialization:
for i = 1 → N and j = 1 → N do
Aij = 0; Bij = 0;
end for
A11 = −k1, A12 = 1; B11 = −k1, B12 = 1;
Step 1:
for i = 2 → N and j = 3 → (i+ 1) do
Bi1 = −ki, Bi2 = 1;
if j ≤ N then
Bij = −kikj−2;
end if
end for
Step 2:
for i = 2 → N do
for j = 1 → (i− 1) do
if (j + 2) ≤ N then
Ai = Ai +AjBij+2;
end if
end for
Ai1 = Ai1 +Bi1;
if (i+ 1) ≤ N then
Aii+1 = 1;
end if
end for
AN = AN − kNkN−1AN−1; *
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3.2 Stochastic Lattice Implementation
This section describes a second approach to implementing the stochastic IIR digital
ﬁlter by transforming the basic lattice structure to an equivalent form. Consider the
basic lattice ﬁlter shown in Fig. 3.1. This ﬁlter cannot be mapped directly to a stochastic
implementation, as stochastic logic implicitly computes scaled inner product outputs.
A typical lattice stage is described in Fig. 3.4(a). Every inner-product (multiple
multiply-accumulate) stage needs an implicit scale factor for stochastic implementation.
The typical lattice stage is transformed into an equivalent stage shown in Fig. 3.4(b).
Here the Schur polynomial in the top path is the same for both structures; however,
the reverse Schur polynomial for the bottom path in the stochastic implementation is a
scaled version of the original structure. This can be observed from the lattice equations
below.
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Figure 3.4: (a) Original 2’s complement implementation of the basic lattice module,
and (b) stochastic implementation of the basic lattice module.
The basic lattice stage is described by:{
Ψi−1 = Ψi − kiΨ∗i−1
Ψ∗i = Ψ
∗
i−1 + kiΨi−1
The stochastic lattice stage is described by:⎧⎪⎪⎨
⎪⎪⎩
Ψi−1 =
Ψi
1
Ti
−ki
Ψ∗i−1
Ti
(1+|kiTi|)/|Ti| · Si
Ψ∗i
Ti+1
=
Ψ∗i−1
Ti
+
ki
Ti
Ψi−1
1+
ki
Ti
=
Ψ∗i
|Ti|+|ki|
From these equations, we obtain the scaling multiplier Si and the reverse Schur poly-
nomial scale factor Ti as: {
Si = 1 + |ki||Ti|
Ti+1 = |Ti|+ |ki|
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Notice that T1 is always 1.
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Figure 3.5: The transformed basic lattice ﬁlter structure to be used for stochastic im-
plementation.
An example of a 3rd-order lattice IIR ﬁlter transformed for stochastic implementation
is shown in Fig. 3.5. Notice that the lower left output is not used and thus there is no
need to calculate it in a real implementation. This output is described in Fig. 3.5 to
maintain consistency among lattice structures.
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Figure 3.6: The circuit diagram of a 3rd-order stochastic IIR lattice ﬁlter with lattice
module implementation.
Fig. 3.6 shows the architecture of a 3rd-order stochastic IIR lattice ﬁlter using s-
tochastic inner products. These inner products implicitly compute scaled outputs. x(n)
is the input of the ﬁlter and the output of the N th-order ﬁlter is the scaled result
y(n)/(
∑N
i=0 |ci|). The numbers stored in delay elements are in 2’s complement format.
Similar to state-space implementation, the stochastic lattice implementation requires N
binary multipliers.
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3.3 Normalized Stochastic Lattice IIR Digital Filters
In previous two sections, two approaches to implementing stochastic lattice IIR
ﬁlters were introduced. However, both of them are based on the basic lattice structure,
where the power of states may be greater than unity power. Notice that in bipolar
format, the stochastic representation is bounded by [-1, 1]. Thus, states of basic lattice
structure may overﬂow. In this section, we introduce two approaches to implement
normalized stochastic lattice IIR ﬁlters. First, we apply scaling operation to the state-
space implementation for basic stochastic lattice IIR ﬁlters. Scaling operation constrains
internal signal to unit power without altering ﬁlter transfer function by readjusting
certain internal gain parameters. Note that scaling the state-space implementation for
basic lattice IIR ﬁlters leads to normalized lattice structure for IIR ﬁlters [40]. This fact
implicitly suggests the second implementation approach that we can directly start with
normalized lattice IIR ﬁlters and transform them to equivalent stochastic structures
that can exploit novel SC inner-products mentioned before. States in both approaches
are orthonormal.
3.3.1 State-Space Implementation with Scaling
Scaling is a process of readjusting internal gain parameters to constrain internal
signals to a desired range while maintaining the same ﬁlter transfer function. Fig. 3.7
illustrates scaling operation on a ﬁlter with transfer function
H(z) = D(z) + F (z)G(z).
Fig. 3.7(a) describes the original ﬁlter without scaling. To scale the node x, we divide
F (z) by T and multiply G(z) by the same number as shown in Fig. 3.7(b). Although
the transfer function does not change by this operation, the signal power at node x has
been changed. We use l2 scaling to achieve states with unity power. More details about
scaling of state-space description can be found in Section 11.4 of [27]. The
state-space description after scaling is described as
xs(n+ 1) = Asxs(n) + bsu(n), (3.6)
y(n) = cTsxs(n) + dsu(n). (3.7)
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IN OUT
D(z)
F(z) x G(z)
(a)
IN OUT
D(z)
F(z)/T xs T·G(z)
(b)
Figure 3.7: (a) A ﬁlter with unscaled node x, and (b) a ﬁlter with scaled node xs.
The normalized stochastic lattice IIR ﬁlters are implemented by mapping scaled
state-space description to a stochastic logic architecture using stochastic inner-product
modules to implement equations (3.6) and (3.7). The architecture is the same as that
shown in Fig. 3.2. The only diﬀerence is that coeﬃcients aij , bi and ci represent entries
in matrix As, vectors bs and cs, respectively, rather than entries in matrix A, vectors
b and c.
3.3.2 Stochastic Lattice Implementation
The second approach to implementing normalized stochastic lattice IIR ﬁlters is
to transform the normalized lattice structure to an equivalent stochastic version. It is
similar to the method described in Section 3.2, where the diﬀerences involve diﬀerent
lattice structures and scaling factors introduced by stochastic inner-product modules.
An example of a 3rd-order normalized lattice ﬁlter is shown in Fig. 3.8.
u(n)
y(n)
?? ??
?? ?? ?? ??
??
?? ??? ?? ??? ?? ???
??????
??????
?????? ??????
?????? ??????
Figure 3.8: The 3rd-order normalized lattice ﬁlter structure.
When mapping a normalized lattice IIR ﬁlter to a stochastic logic, we need to
consider that stochastic logic implicitly computes scaled inner product outputs. A
typical normalized lattice stage is described in Fig. 3.9(a). Each inner-product stage
requires an implicit scale factor for stochastic implementation. The typical lattice stage
is transformed into an equivalent stage shown in Fig. 3.9(b). The Schur polynomial in
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the top path is the same for both structures; however, the reverse Schur polynomial
for the bottom path in the stochastic implementation is a scaled version of the original
structure. This can be observed from the lattice equations below. The typical
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Figure 3.9: (a) Original 2’s complement implementation of the normalized lattice struc-
ture, and (b) stochastic implementation of the normalized lattice structure.
normalized lattice stage is described by:⎧⎨
⎩ Φi−1 =
√
1− k2iΦi − kiΦ∗i−1
Φ∗i =
√
1− k2iΦ∗i−1 + kiΦi
The normalized stochastic lattice stage is described by:⎧⎪⎪⎪⎨
⎪⎪⎪⎩
Φi−1 =
√
1−k2
i
Ti
Φi−ki
Φ∗i−1
Ti
(
√
1−k2i+|kiTi|)/|Ti|
· Si
Φ∗i
Ti+1
=
√
1−k2i
Φ∗i−1
Ti
+
ki
Ti
Φi√
1−k2i+
ki
Ti
=
Φ∗i
|Ti|
√
1−k2i+|ki|
From these equations, we obtain the scaling multiplier Si and the reverse Schur poly-
nomial scale factor Ti as: ⎧⎨
⎩ Si =
√
1− k2i + |ki||Ti|
Ti+1 = |Ti|
√
1− k2i + |ki|
Notice that T1 is always 1.
Fig. 3.10 shows the architecture of a 3rd-order normalized stochastic lattice IIR ﬁlter
using stochastic inner products. These inner products implicitly compute scaled output-
s. x(n) is the input of the ﬁlter and the output of the N th-order ﬁlter is the scaled result
y(n)/(
∑N
i=0 |ci|). Similar to previous implementations, the stochastic lattice implemen-
tation requires N binary multipliers. Compared to the stochastic implementation of
the basic lattice IIR ﬁlter shown in Fig. 3.6, the normalized stochastic lattice IIR ﬁlter
requires less SNG modules. In Fig. 3.6, outputs of binary multipliers and delay elements
43
are in 2s complement representation and all of them need to be converted to stochastic
bit-streams for computations. However, in Fig. 3.10 only outputs of delay elements need
to be converted to stochastic bit-streams using SNGs. It explains why the normalized
stochastic lattice IIR ﬁlter requires less SNG modules.
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Figure 3.10: The circuit diagram of normalized 3rd-order stochastic IIR lattice ﬁlter
with lattice module implementation.
3.4 Optimized Stochastic Lattice IIR Filters
Stochastic implementations of both basic and normalized N th-order lattice IIR ﬁl-
ters require N binary multipliers. In this section, we propose an approach to reduce the
number of binary multipliers in stochastic lattice implementation for basic and normal-
ized lattice IIR ﬁlters.
First we focus on the basic lattice structure. A stage of a basic stochastic lattice
ﬁlter without binary multiplier is shown in Fig. 3.11. Compared to the basic stochastic
lattice stage shown in Fig. 3.4(b), not only the reverse Schur polynomial for the bottom
path, but also the Schur polynomial in the top path is a scaled version of the original
structure, since no binary multiplier is used.
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Figure 3.11: The implementation of stochastic basic lattice stage without binary multi-
plier.
The stochastic lattice stage shown in Fig. 3.11 is described by⎧⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎩
Ψi−1
Si
=
1
Ti
Ψi
Si+1
− ki
Si+1
Ψ∗i−1
Ti
(|Si+1|+|kiTi|)/|TiSi+1|
= Ψi−1|Si+1|+|kiTi|
Ψ∗i
Ti+1
=
1
Si
Ψ∗i−1
Ti
+
ki
Ti
Ψi−1
Si
|Ti|+|kiSi|/|SiTi|
=
Ψ∗i
|Ti|+|kiSi|
From these equations, we obtain the Schur polynomial scale factor Si and the reverse
Schur polynomial scale factor Ti as:{
Si = |Si+1|+ |kiTi|
Ti+1 = |Ti|+ |kiSi|
(3.8)
Notice that T1 = S1 and SN+1 = 1, where N is the ﬁlter order.
An example of 3rd-order lattice IIR ﬁlter transformed for stochastic implementation
with reduced number of binary multipliers is shown in Fig. 3.12. Notice that three binary
multipliers are used in the structure in Fig. 3.5, whereas only one binary multiplier is
required in the optimized implementation. The binary multiplier is denoted by Scale1.
Filter coeﬃcients in Fig. 3.12 are described by unfolding equations (3.8) as follows:
S1 = 1 (3.9)
S2 = |S3|+ |k2T2| = S3 + |k2|T2 (3.10)
S3 = 1 + |k3T3| = 1 + |k3|T3, (3.11)
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Figure 3.12: The transformed basic lattice ﬁlter structure using one binary multiplier
for stochastic implementation.
and
T1 = S1 = 1 (3.12)
T2 = |T1|+ |k1S1| = 1 + |k1| (3.13)
T3 = |T2|+ |k2S2| = T2 + |k2|S2, (3.14)
where Si and Ti are all positive numbers. Since in this speciﬁed example, one binary
multiplier is implemented in the ﬁrst lattice stage to oﬀset the scaling of output of
stochastic inner-product, we obtain S1 = 1 in equation (3.9). Solving equations (3.9) ∼
(3.14), we achieve values of Si and Ti:⎧⎪⎪⎨
⎪⎪⎩
S1 = 1
S2 =
c
1−|k2k3|
S3 = 1 + |k3|+ |k1k3|+ c|k2k3|1−|k2k3|
and ⎧⎪⎪⎨
⎪⎪⎩
T1 = 1
T2 = 1 + |k1|
T3 = 1 + |k1|+ c|k2|1−|k2k3|
where c = 1 + |k2| + |k3| + |k1k2| + |k1k3|. The binary multiplier Scale1 at the ﬁrst
lattice stage is given by:
Scale1 = |S2|+ |k1T1| = |S2|+ |k1|.
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The scale factors for the feed-forward path. SLi’s are given by:⎧⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
SLi =
N∏
k=1
k =i+1
Sk, 0  i  N − 1
SLi =
N∏
k=1
Sk, i = N
where N is the ﬁlter order.
Fig. 3.13 shows the architecture of an optimized 3rd-order stochastic lattice IIR ﬁlter.
x(n) is the input of the ﬁlter and the output of the N th-order ﬁlter is the scaled result:
y′(n) =
x(n) c3SL3 +
D3
S3
c2
SL2
+ D2S2
c1
SL1
+ D1S1
c0
SL0
| c3SL3 |+ | c2SL2 |+ | c1SL1 |+ | c0SL0 |
=
x(n) c3S1S2S3 +
D3
S3
c2
S1S2
+ D2S2
c1
S1S3
+ D1S1
c0
S2S3
| c3S1S2S3 |+ | c2S1S2 |+ | c1S1S3 |+ | c0S2S3 |
=
x(n)c3 +D3c2 +D2c1 +D1c0
|c3|+ |c2S3|+ |c1S2|+ |c0S1|
=
y(n)
|c3|+ |c2S3|+ |c1S2|+ |c0S1|
States stored in delay elements are converted to 2’s complement representation using
S2B modules to avoid long stochastic sequence.
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Figure 3.13: The circuit diagram of optimized implementation for 3rd-order stochastic
IIR lattice ﬁlter.
Note that it is impossible to implement a stochastic basic lattice IIR ﬁlter without
any binary multiplier. Consider the transformed 3rd-order basic lattice IIR ﬁlter shown
in Fig. 3.12. Assuming that no binary multiplier is implemented, from equations (8),
we obtain S1 = |S2|+ |k1T1| instead of S1 = 1. Then equations (9) – (14) are changed
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to:
S1 = |S2|+ |k1T1| = S2 + |k1|T1 (3.15)
S2 = |S3|+ |k2T2| = S3 + |k2|T2 (3.16)
S3 = 1 + |k3T3| = 1 + |k3|T3, (3.17)
and
T1 = S1 = S2 + |k1|T1 (3.18)
T2 = |T1|+ |k1S1| = T1 + |k1|S1 (3.19)
T3 = |T2|+ |k2S2| = T2 + |k2|S2, (3.20)
where Si and Ti are all positive numbers. Given an example of a 3
rd-order IIR ﬁlter
with transfer function:
H(z) =
0.0029(1 + 3z−1 + 3z−2 + z−3)
1− 2.374z−1 + 1.929z−2 − 0.532z−3 .
The k-parameters in this lattice ﬁlter are computed as
k1 = −0.9743, k2 = 0.9293, k3 = −0.532. (3.21)
Substitute ki in equations (15) – (20) using (21) and solve these equations. We get:⎧⎪⎪⎨
⎪⎪⎩
S1 = −0.3482
S2 = −0.0089
S3 = 0.6299
⎧⎪⎪⎨
⎪⎪⎩
T1 = −0.3482
T2 = −0.6874
T3 = −0.6957
which contradict the fact that Si > 0 and Ti > 0, as Si and Ti are sums of absolute
values as deﬁned in equations (8). It indicates that the stochastic lattice ﬁlter without
any binary multiplier is infeasible.
From our experiments, it is observed that every 3 lattice stages require at least
one binary multiplier, which ensures the convergence of coeﬃcients Si and Ti. There-
fore, for an N th-order basic lattice IIR ﬁlter, the optimized stochastic implementation
requires
N3  binary multipliers. For example, at least one binary multiplier is required
for 3rd-order stochastic basic lattice IIR ﬁlters and two binary multipliers are necessary
if the ﬁlter order is 6. This observation is proved as follows: An arbitrary N th-order
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lattice IIR ﬁlter can be considered as a cascade of N3  3-stage lattice blocks and one
m-stage lattice block as shown in Fig. 3.14. Depending on the ﬁlter order, m may have
diﬀerent values from 1 to 3. Assume that one binary multiplier is implemented at ﬁrst
stage of each 3-stage lattice block, then S3i+1 = 1, where 0 ≤ i ≤ N3 . Thus, each
3-stage lattice block is in the same situation as a 3rd-order optimized stochastic lattice
IIR ﬁlter which has been implemented successfully. Since an N th-order lattice IIR ﬁlter
consists of N3  3-stage lattice blocks and one m-stage lattice block, we can demon-
strate that 
N3  binary multipliers are required for a feasible stochastic implementation.
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Figure 3.14: An N th-order lattice IIR ﬁlter consisting of N3  3-stage lattice blocks and
one m-stage lattice block.
Compared to the original stochastic implementation, the number of binary multipli-
ers in the optimized implementation is reduced by 2/3.
The optimized stochastic normalized lattice IIR ﬁlters are derived by using the same
procedure as we design the optimized stochastic basic lattice IIR ﬁlters. Starting with
the architecture in Section 3.3.2, we can reduce the number of binary multipliers by
two-third. For a feasible N th-order stochastic normalized lattice IIR ﬁlters, also 
N3 
binary multipliers are required.
3.5 The Stochastic Implementation of Normalized Lattice
IIR Filter Using Traditional SC Units
3.5.1 Inner-product for stochastic IIR ﬁlter design
Our previous implementations of stochastic IIR ﬁlters are based on the inner-product
with a coeﬃcients-based scaling method, where the scaling factor of the stochastic inner-
product is determined by input coeﬃcients. In a stochastic lattice IIR ﬁlter design using
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this SC inner-product, binary multipliers are required to oﬀset the scaling (see [30]).
However, the scaling factor of a traditional stochastic adder is the ﬁxed probability 0.5
for various input coeﬃcients. If we implement the inner-product module in a stochastic
lattice IIR ﬁlter using traditional stochastic multipliers and adders, the outputs of inner-
products will be scaled by 0.5 independent of the ﬁlter coeﬃcients. Thus, binary multi-
pliers can be replaced by simple 1-bit left-shift operations. Fig. 3.15 shows the stochastic
inner-products implemented using the coeﬃcients-based scaling method and traditional
SC units with oﬀsets. The ideal output is represented by w(n) = ax(n) + by(n). The
s(a) and s(b) stand for the signs of coeﬃcients a and b. w′(n) and w′′(n) describe the
scaled outputs of two stochastic inner-product implementations, respectively, where
w′(n) =
ax(n) + by(n)
2
and
w′′(n) =
ax(n) + by(n)
|a|+ |b| .
Note that to oﬀset the implicit scaling introduced by stochastic adder, a 1-bit left-shift
is required as shown in Fig. 3.15(a), whereas a binary multiplication of (|a| + |b|) is
required in Fig. 3.15(b). Before the binary multiplication or left-shift, the stochastic
sequence needs to be converted to 2’s complement number using a stochastic-to-binary
(S2B) converter, which is not shown in this ﬁgure.
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Figure 3.15: The stochastic inner-products implemented using (a) traditional SC units,
and (b) the coeﬃcients-based scaling method. (S2B modules are not shown in this
ﬁgure.)
3.5.2 The Stochastic Implementation of Normalized Lattice IIR Fil-
ters
In our previous work [38], the stochastic IIR ﬁlter is designed using the basic lattice
structure, where the power of states may be greater than unity. Notice that in the
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bipolar format, the stochastic representation is bounded by [−1, 1]. Thus, the states
of a basic lattice structure may overﬂow. However, the states of a normalized lattice
IIR ﬁlter are orthonormal. The orthonormality guarantees the powers of all states are
unity in the mean squared sense. It implicitly constrains the boundary of stochastic
representation since the probability of state overﬂow is signiﬁcantly reduced. Therefore,
we implement stochastic IIR ﬁlters using the normalized lattice structure.
The mapping of a single lattice stage from 2’s complement implementation to a
stochastic implementation using traditional SC units is straightforward as shown in
Fig. 3.16. The normalized lattice stage is described by:⎧⎨
⎩ Φi−1 =
√
1− k2iΦi − kiΦ∗i−1
Φ∗i =
√
1− k2iΦ∗i−1 + kiΦi
For both top and bottom paths, the outputs of stochastic inner-products are converted
to 2’s complement numbers using S2B modules, and then left-shifted by one bit to oﬀset
the scaling of stochastic adder. The SNG modules are used to convert 2’s complement
numbers back to stochastic sequences. The ﬁlter coeﬃcients ±ki,
√
1− k2i and select
signal 0.5 are all represented as stochastic numbers. Compared to previous designs,
no binary multiplier is required in this implementation while an extra S2B-SNG pair
is required for the bottom path. The frequency rate between the clock generating the
stochastic sequences and the clock controlling the delay element is 1024:1 since the
length of stochastic bit streams in our test is 1024.
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Figure 3.16: (a) The 2’s complement implementation of a lattice stage, and (b) stochas-
tic implementation of a lattice stage using traditional SC units.
Fig. 3.17 shows the architecture of a 3rd-order normalized stochastic IIR lattice ﬁlter
using traditional SC units. x(n) is the input of the ﬁlter. Notice that the feed-forward
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part is implemented using the inner-product with scaling. Hence, the output for N th-
order ﬁlter is the scaled result y(n)/(
∑N
i=0 ci), where y(n) is the ﬁlter output and ci’s
represent the coeﬃcients to implement the numerator of the transfer function as shown
in Fig 3.8. The numbers stored in delay elements in Fig. 3.17 are in 2’s complement
format to reduce hardware complexity [20]. Note that no binary multiplier is required
in this design.
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Figure 3.17: The circuit diagram of the stochastic implementation for a 3rd-order nor-
malized lattice IIR ﬁlter using traditional SC units.
3.5.3 Analysis of Hardware Complexity
The area consumptions of proposed stochastic architectures for normalized lattice
IIR ﬁlters using traditional SC units are evaluated using 65nm technology. The archi-
tectures are implemented using 65nm libraries and synthesized using Synopsys Design
Compiler. In the stochastic implementation, the length of the stochastic sequence is
1024 and the corresponding 2’s complement representation requires 10 bits, for same
resolution. In this section, we analyze the area for diﬀerent parts to optimize hardware
complexity.
Table 3.1: The area of each single module in a stochastic lattice stage in terms of
equivalent 2-input NAND gates.
Modules S2B SNG Delay MUX+XNOR
Area 149 187 130 12
As shown in Fig. 3.17, the area consumption of a stochastic lattice IIR ﬁlter comes
from delay elements, computational units implemented with combinational logic and
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S2B-SNG pairs. The area of each single module in a stochastic lattice stage shown in
Fig. 3.16 is given in Table 3.1 in terms of equivalent 2-input NAND gates. Table 3.2
presents hardware composition of the architecture shown in Fig. 3.17.
Table 3.2: The area composition of the stochastic implementation for a 3rd-order nor-
malized lattice IIR ﬁlter using traditional SC units in terms of equivalent 2-input NAND
gates.
Total S2B-SNG pairs Delay Data path
Area
2342 1874 361 107
(100%) (80.02%) (15.41%) (4.57%)
From the results, we can see that 80% hardware resources are consumed by S2B-
SNG converting pairs. Since the numbers stored in delay elements are in 2’s complement
representation, the delay elements only require 15% area of the implementation. The
others are computational units, which require extremely low hardware complexity, due
to the implementation using simple combinational logic. Therefore, the primary objec-
tive of optimization towards hardware complexity for stochastic IIR ﬁlters is to reduce
the number of S2B-SNG pairs.
3.6 The Stochastic Implementation of modiﬁed lattice IIR
ﬁlters
In this section, we ﬁrst derive a modiﬁed lattice ﬁlter structure and then present
its stochastic implementation using fewer S2B-SNG converting pairs. We combine the
traditional SC units and the stochastic inner-product using coeﬃcients-based scaling to
implement the modiﬁed lattice structure.
3.6.1 The Modiﬁed Lattice Structure
Consider the stochastic lattice structure shown in Fig. 3.16(b). The S2B module
is used to convert a stochastic sequence to a 2’s complement number for left-shift and
the SNG module converts the shifted 2’s complement number to a stochastic sequence.
If there is no shifting operation, then we can remove S2B-SNG pairs. Notice that
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shifting operation is required to oﬀset the scaling of stochastic inner-product. The
key to reducing the number of S2B-SNG pairs is to eliminate the implicit scaling of
stochastic inner-product. In the inner-product implemented using traditional SC units
(see Fig. 3.15(a)), the output is scaled by 1/2 which cannot be eliminated. In the
stochastic inner-product implemented using coeﬃcients-based scaling (see Fig. 3.15(b)),
the output is scaled by |a| + |b|. The only way to remove scaling is if |a| + |b| = 1.
Therefore, to reduce the number of S2B-SNG pairs, we propose the modiﬁed lattice
structure which satisﬁes |a|+ |b| = 1.
It is well known that lattice IIR ﬁlters can be derived using the Schur algorithm.
The most commonly-used lattice structures are basic and normalized lattice structures.
The Schur polynomials in the algorithm are obtained by using the degree reduction
procedure:
Φi−1(z) =
z−1{Φi(z)− kiΦ∗i (z)}
si
, (3.22)
where si is any nonzero scaling factor and
ki = Φi(0)/Φ
∗
i (0). (3.23)
The basic lattice structure is designed by choosing si = 1 − k2i while the normalized
lattice structure is obtained by choosing si =
√
1− k2i . If we choose si = 1 ± ki, the
modiﬁed lattice structures can be derived as shown in Fig. 3.18.
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Figure 3.18: The lattice stages obtained by choosing (a) si = 1−ki, and (b) si = 1+ki.
First consider the case that si = 1 − ki shown in Fig. 3.18(a). The lattice stage is
described by: {
Φi−1 = (1 + ki)Φi + (−ki)Φ∗i−1
Φ∗i = kiΦi + (1− ki)Φ∗i−1.
(3.24)
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To remove Φ∗i−1, equations (3.24) are rewritten as{
(1− ki)Φi−1 = (1− k2i )Φi − ki(1− ki)Φ∗i−1
kiΦ
∗
i = k
2
iΦi + ki(1− ki)Φ∗i−1.
(3.25)
Adding two equations in (3.25), we obtain
Φi−1 =
Φi − kiΦ∗i
1− ki . (3.26)
Notice that z−1 represents the delay element in the lattice structure. Then it is exactly
same as the equation (3.22) where si = 1− ki.
It is known that in a stable lattice IIR ﬁlter, |ki| ≤ 1 [41]. The stochastic implemen-
tation of this modiﬁed lattice structure should be considered for two cases of ki: ki > 0
and ki < 0.
Case-I: ki > 0. When 0 < ki ≤ 1, for the bottom path, the scaling factor of
stochastic inner-product is given by:
|ki|+ |1− ki| = 1, (3.27)
which satisﬁes the ideal situation where |a|+|b| = 1; this eliminates the binary multiplier
and S2B-SNG pair. However, for the top path, the scaling factor is
| − ki|+ |1 + ki| = 1 + 2ki = 1. (3.28)
If it is implemented using stochastic inner-product with coeﬃcients-based scaling, the
binary multiplier is still required. Therefore, we implement the top path using tradition-
al SC units and the binary multiplier is replaced by a left-shift operation. The bottom
path is implemented using the stochastic inner-product with coeﬃcients-based scaling
and no binary multiplier or S2B-SNG pair is needed.
Fig. 3.19 illustrates the stochastic implementation of the modiﬁed lattice structure
shown in Fig. 3.18(a) for the case of 0 < ki ≤ 1. Note that all numbers in traditional
SC units cannot exceed unity, whereas, in the top path,
1 + ki > 1, (3.29)
where ki is a positive number. Thus, (1 + ki)Φi − kiΦ∗i−1 cannot be implemented with
one level of scaled addition. We implement the top path using two levels of stochastic
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Figure 3.19: The circuit diagram of the stochastic modiﬁed lattice stage with si = 1−ki
for the case of ki > 0.
additions. The ﬁrst level computes
(1 + ki)Φi
2
(3.30)
and the second level calculates
(1+ki)Φi
2 −
kiΦ
∗
i−1
2
2
=
(1 + ki)Φi − kiΦ∗i−1
4
. (3.31)
Accordingly, a 2-bit left-shift is required since the scaling factor of 1/4 is introduced.
Notice that the select signal in a traditional SC adder is ﬁxed at 0.5. In the bottom
path, two XNOR gates in the stochastic inner-product with coeﬃcients-based scaling
are removed because we already know ki > 0 and 1 − ki > 0. The select signal is
determined by the ﬁlter coeﬃcients. The binary multiplier and the S2B-SNG pair are
not required since the scaling factor is unity. All coeﬃcients in the implementation are
represented using stochastic sequences. In this design, we combine traditional SC units
and the stochastic inner-product using coeﬃcients-based scaling. No binary multiplier
is required and the number of S2B-SNG pairs is reduced.
Case-II: ki < 0. Consider the case −1 ≤ ki < 0. If the stochastic inner-product with
coeﬃcients-based scaling is used for implementation, the scaling of the bottom path is
|ki|+ |1− ki| = 1− 2ki = 1, (3.32)
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while the scaling of the top path is
| − ki|+ |1 + ki| = 1. (3.33)
Hence, the top path is implemented using the stochastic inner-product with coeﬃcients-
based scaling, whereas the bottom path is implemented using two-level traditional SC
units as shown in Fig. 3.20. Notice that we still have two pairs of S2B-
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Figure 3.20: The circuit diagram of the stochastic modiﬁed lattice stage with si = 1−ki
for the case of ki < 0.
SNG converting units in this implementation. The S2B-SNG pair and a 2-bit left-shift
operation in the bottom path are used to oﬀset the scaling introduced by the traditional
stochastic addition as in the top path of Fig. 3.19. However, the top path in Fig. 3.20
cannot be implemented without a S2B-SNG pair similar to the bottom path in Fig. 3.19,
even though the scaling of the inner-product is unity. This is because the desired format
of the number stored in delay element is 2’s complement representation rather than a
long stochastic sequence which would consume signiﬁcantly more hardware resources.
From architectures shown in Fig. 3.19 and Fig. 3.20, we conclude that when si =
1− ki, ki > 0 is the ideal case for a stochastic modiﬁed lattice stage while no signiﬁcant
improvement on hardware eﬃciency is achieved in the case of ki < 0.
The stochastic implementation of modiﬁed lattice stage with si = 1 + ki shown in
Fig. 3.18(b) is similar to the case of si = 1− ki. However, for si = 1 + ki, ki < 0 is the
ideal case while there is no great improvement on hardware eﬃciency if ki > 0. Notice
that it is opposite to si = 1− ki.
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3.6.2 The design of stochastic modiﬁed lattice IIR ﬁlters
The structure of stochastic modiﬁed lattice IIR ﬁlters is highly dependent on the
signs of lattice coeﬃcients ki’s. In our implementation, the choice of si depends on
signs of ki’s. If there are more positive ki’s in a modiﬁed lattice IIR ﬁlter than negative
ki’s, we choose si = 1− ki in the Schur algorithm. Notice that ki > 0 is the ideal case
for stochastic modiﬁed lattice stage with si = 1 − ki. Thus, More S2B-SNG pairs can
be eliminated compared to the selection of si = 1 + ki. In contrast, if most ki’s in a
modiﬁed lattice IIR ﬁlter are negative, then we choose si = 1+ki in the Schur algorithm,
where ki < 0 is the ideal case. By choosing diﬀerent si for stochastic implementation of
modiﬁed lattice IIR ﬁlters, we ensure at least 
N2  S2B-SNG pairs are removed from the
stochastic implementation of normalized lattice IIR ﬁlters using traditional SC units.
Therefore, in the best case of stochastic modiﬁed lattice IIR ﬁlters the number of S2B-
SNG pairs is reduced by N while 
N2  S2B-SNG pairs are eliminated in the worst case.
Fig. 3.21 shows the stochastic implementation of a 3rd-order high-pass modiﬁed
lattice Butterworth IIR ﬁlter with cut-oﬀ frequency ωc = 0.8π. The transfer function
of the ﬁlter is given by:
H(z) =
0.0181(1− 3z−1 + 3z−2 − z−3)
1 + 1.7600z−1 + 1.1829z−2 + 0.2781z−3
All lattice coeﬃcients ki’s are positive and si = 1 − ki is selected in Schur algorithm.
The coeﬃcients in modiﬁed lattice structure are described as follows:
k = [0.8855, 0.7516, 0.2781]
c = [−0.0251, 0.0744, −0.0674, 0.0181]
The input of the ﬁlter is x(n) in Fig. 3.21. The output for N th-order ﬁlter is the scaled
result y(n)/(
∑N
i=0 ci). The numbers stored in delay elements are in 2’s complement
format. No S2B-SNG pair exists in the bottom path and no binary multipliers is required
in this design.
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Figure 3.21: The architecture of the stochastic implementation of a 3rd-order high-pass
modiﬁed lattice Butterworth IIR ﬁlter with cut-oﬀ frequency ωc = 0.8π.
3.6.3 State overﬂow and input scaling for the modiﬁed lattice struc-
ture
Compared to the stochastic normalized lattice IIR ﬁlters, the performance of the
stochastic implementation of the modiﬁed lattice IIR ﬁlters is degraded due to the over-
ﬂow of internal states. Notice that the range of bipolar stochastic number representation
is [−1, 1]. States of normalized lattice IIR ﬁlters are bounded by unity power such that
they are represented in stochastic sequences without overﬂow, whereas orthonormality is
not guaranteed in the modiﬁed lattice structure for an arbitrary input signal. However,
we can scale the input signal to prevent the overﬂow of states.
Consider the state-space description of a modiﬁed lattice IIR ﬁlter shown in Fig. 3.22:
x(n+ 1) = Ax(n+ 1) + bu(n), (3.34)
y(n) = cTx(n) + du(n). (3.35)
The boldfaced letters imply a vector or a matrix. In the above representation, x
u(n)
y(n)
?? ??
?? ?? ?? ??
??
?? ??? ?? ??? ?? ???
????
????
???? ????
???? ????
x3(n+1) x2(n+1) x1(n+1)
x3(n) x2(n) x1(n)
Figure 3.22: The 3rd-order modiﬁed lattice ﬁlter structure.
is the states vector, u is the input and y is the output. The state covariance matrix K
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is deﬁned as
K = E[x(n)xT (n)], (3.36)
where the diagonal elements Kii’s describe the signal power of internal states xi’s.
From the Section 11.3 of [27], it is known that the K-matrix is obtained by solving the
following Lyapunov equation:
K = bbT +AKAT (3.37)
for unit-variance white noise input. Now assume that to satisfy the requirement of no
overﬂow, the input signal power is scaled by p2. Then equation (3.37) is transformed
to:
K = p2bbT +AKAT . (3.38)
Solving the equation above for K [42], we achieve expressions of Kii in terms of p. Then
we can obtain maximum p by solving |Kii| ≤ 1. The value of p determines the maximum
signal power of ﬁlter input to guarantee no overﬂow of internal states in the modiﬁed
lattice structure.
3.7 Experimental Results
In this section, we present the experimental results for stochastic IIR ﬁlters. These
experiments include performance test, comparisons in terms of hardware resources and
fault tolerance.
3.7.1 Simulation Results
Several simulations were performed to test the performance of stochastic IIR ﬁlters.
An input test signal consisting of a mixture of ﬁve sinusoids of diﬀerent frequencies and
random noise is used. In our simulation, the length of the stochastic sequence is 1024.
A total of 512 input samples are used for simulation.
We simulated low-pass and high-pass IIR ﬁlters with nine diﬀerent stochastic im-
plementations.
• BSS: Stochastic implementation for Basic State-Space lattice IIR ﬁlters.
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• BLI: Basic lattice IIR ﬁlters using stochastic Lattice Implementation.
• NSS: Stochastic implementation for Normalized State-Space lattice IIR ﬁlters.
• NLI: Normalized lattice IIR ﬁlters using stochastic Lattice Implementation.
• OBLI: Optimized Basic lattice IIR ﬁlters using stochastic Lattice Implemen-
tation.
• ONLI: Optimized Normalized lattice IIR ﬁlters using stochastic Lattice Im-
plementation.
• NTD: Stochastic implementation of Normalized lattice IIR ﬁlters using Tradi-
tional SC units.
• MOD1: Stochastic implementation of Modiﬁed lattice IIR ﬁlters. No S2B-SNG
pair is in the bottom path, which is the best case in terms of hardware complexity.
• MOD2: Stochastic implementation of Modiﬁed lattice IIR ﬁlters. N2 S2B-SNG
pairs are in the bottom path, which is the worst case in terms of hardware com-
plexity.
Fig. 3.23 shows an example of ﬁltering results achieved from stochastic and ideal im-
plementations for low-pass and high-pass IIR ﬁlters. Table 3.3 shows SER of output
for 3rd-order low-pass and high-pass stochastic IIR ﬁlters for diﬀerent implementations.
Table 3.4 shows SER of output for 6th-order low-pass and high-pass stochastic IIR ﬁlters
for diﬀerent implementations.
From above test results, we can observe that normalized lattice stochastic imple-
mentations for IIR ﬁlters always have less error than basic lattice stochastic implemen-
tations, especially for narrow-band ﬁlters. Notice that for the low-pass ﬁlter with cut-oﬀ
frequency at 0.2π and the high-pass ﬁlter with cut-oﬀ frequency at 0.8π, NSS and NLI
implementations outperform BSS and BLI implementations signiﬁcantly. It is explained
by the fact that states of normalized lattice structure are orthonormal while states of
basic lattice structure are only orthogonal. The overﬂow of the outputs of binary mul-
tipliers in BSS and BLI implementations leads to the degrading of performance.
Notice that the performance of BLI is worse than BSS. Original coeﬃcients are used
for the BSS implementation while scaled versions of coeﬃcients are used for the BLI
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Figure 3.23: The ﬁltering results of (a) a low-pass 3rd-order IIR ﬁlter with cutoﬀ-
frequency 0.4π (stochastic implementation: NSS), and (b) a high-pass 6th-order IIR
ﬁlter with cutoﬀ-frequency 0.6π (stochastic implementation: NLI).
implementation, where scaling factors may be less than one. It reduces the precision of
stochastic computational results of the BLI implementation.
The declining performance of the OBLI and optimized ONLI implementations is
explained by the reduced number of binary multipliers. First, binary multiplications can
be considered as more accurate compared to approximation using stochastic computing.
In the optimized BLI and optimized NLI implementations, accurate computations are
replaced by approximated stochastic computing and thus the performance is degraded.
Second, reducing the number of binary multipliers leads to more scaled ﬁlter coeﬃcients
in the optimized BLI and optimized NLI implementations. This leads to precision loss
in the stochastic computing architectures.
Compare all implementations for diﬀerent cut-oﬀ frequencies. For NSS and NLI
implementations, there is no signiﬁcant performance degradation with the change of
cut-oﬀ frequency from 0.2π to 0.4π for low-pass ﬁlter or from 0.8π to 0.2π for high-pass
ﬁlter, whereas the performance of all other implementations improve signiﬁcantly. This
is explained by the state overﬂow of diﬀerent lattice structures for the given input signal.
The normalized lattice structure leads to the state power less than one. Hence, there
is almost no change of accuracy of NSS and NLI implementations for diﬀerent cut-oﬀ
frequencies. Fig. 3.24 illustrates state overﬂow for the basic lattice structure (BSS and
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Table 3.3: The output SER (dB) of 3rd-order stochastic IIR ﬁlters for diﬀerent imple-
mentations.
Low-pass Cut-
BSS BLI NSS NLI OBLI ONLI
oﬀ Frequency
0.2π 12.03 8.23 16.56 16.66 7.98 7.16
0.4π 17.52 17.26 16.90 16.92 15.58 15.06
High-pass Cut-
BSS BLI NSS NLI OBLI ONLI
oﬀ Frequency
0.8π 11.17 7.75 15.30 15.42 7.06 6.37
0.6π 16.02 15.67 15.31 15.35 14.10 13.59
Table 3.4: The output SER (dB) of 6th-order stochastic IIR ﬁlters for diﬀerent imple-
mentations.
Low-pass Cut-
BSS BLI NSS NLI OBLI ONLI
oﬀ Frequency
0.2π 5.00 4.02 12.86 13.32 3.47 6.07
0.4π 16.20 15.13 14.84 14.93 13.17 13.33
High-pass Cut-
BSS BLI NSS NLI OBLI ONLI
oﬀ Frequency
0.8π 4.51 3.70 11.86 12.44 3.07 5.01
0.6π 14.16 13.19 12.58 12.72 11.08 11.11
BLI) for 3rd-order low-pass IIR ﬁlter. The x-axis indicates the cut-oﬀ frequency and the
y-axis indicates the count of state overﬂow during 512 clock cycles. With the increase of
cut-oﬀ frequency for low-pass ﬁlters or decrease of cut-oﬀ frequency of high-pass ﬁlters,
the number of state overﬂow is reduced. Therefore, the performance of BSS and BLI
improves.
The performance of implementations for 6th-order ﬁlter is worse than that of imple-
mentations for 3rd-order ﬁlters, since there are more state overﬂow and more errors are
introduced by more stochastic computation units for higher order implementations.
Simulation results of NTD and MOD stochastic lattice IIR ﬁlters are considered.
Notice that Butterworth IIR ﬁlters are used in our test. For high-pass Butterworth
IIR ﬁlters with cut-oﬀ frequencies greater than 0.5π, all lattice coeﬃcients ki’s are
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Figure 3.24: The counts of state overﬂow for the basic lattice structure (BSS and BLI)
for the 3rd-order low-pass IIR ﬁlter.
positive. Therefore, they are implemented using the MOD1 implementation with si =
1−ki. For low-pass Butterworth IIR ﬁlters with cut-oﬀ frequencies less than 0.5π, lattice
coeﬃcients ki’s are alternately positive and negative. Hence, they are implemented using
the MOD2 implementation. Table 3.5 presents the output mean squre error (MSE) and
signal-to-noise ratio (SNR) of speciﬁed ﬁlters for various implementations. The accuracy
results are calculated compared to the output of IIR ﬁlters using ﬂoating-point precision.
Fig. 3.25 illustrates spectrums of input and output signals obtained from stochastic
and ideal ﬁlters for speciﬁed high-pass ﬁlter.
From the test results, we observe that for both low-pass and high-pass IIR ﬁlters,
proposed stochastic normalized lattice implementations (NTD) and modiﬁed lattice
implementations (MOD) have less error than previous implementations with narrow-
band. However, with the increase of ﬁlter passband, BSS and BLI implementations
outperform NTD and MOD implementations. Consider the change of accuracy of each
stochastic implementation from narrow-band to broad-band ﬁlters. The performance of
the NTD implementation remains same for various cut-oﬀ frequencies of both low-pass
and high-pass IIR ﬁlters. The accuracies of BSS, BLI and MOD implementations are
all improved with the increase of ﬁlter passband, whereas the improvement of BSS and
BLI implementations is greater than the MOD implementation.
The performance can be improved by increasing the length of stochastic bit streams.
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Table 3.5: The output MSE and SNR (dB) of (a) 3rd-order low-pass stochastic IIR
ﬁlters, (b) 3rd-order high-pass stochastic IIR ﬁlters for various implementations.
(a) 3rd-order low-pass stochastic IIR ﬁlters
Low-pass Cut-oﬀ Frequency
0.1π 0.2π 0.3π 0.4π 0.5π
BSS
MSE 0.0261 0.0024 8.113e-04 9.955e-04 8.086e-04
SNR 2.22 12.72 17.53 17.07 18.69
BLI
MSE 0.0311 0.0060 0.0012 0.0011 7.971e-04
SNR 1.46 8.74 15.89 16.83 18.75
NTD
MSE 0.0023 0.0027 0.0029 0.0029 0.0028
SNR 12.84 12.28 12.03 12.44 13.29
MOD2
MSE 0.0100 0.0018 0.0025 0.0028 0.0023
SNR 6.40 13.95 12.58 12.65 14.15
(b) 3rd-order high-pass stochastic IIR ﬁlters
High-pass Cut-oﬀ Frequency
0.9π 0.8π 0.7π 0.6π 0.5π
BSS
MSE 0.0099 0.0018 7.930e-04 9.862e-04 8.068e-04
SNR 2.94 11.26 16.53 16.14 17.53
BLI
MSE 0.0136 0.0042 0.0012 0.0011 8.103e-04
SNR 1.55 7.47 14.89 15.80 17.51
NTD
MSE 0.0026 0.0027 0.0028 0.0029 0.0028
SNR 8.77 9.52 11.12 11.40 12.06
MOD1
MSE 0.0063 0.0092 0.0050 0.0065 0.0087
SNR 4.89 4.08 8.54 7.98 7.21
Fig. 3.26 shows the increase of SNR and the decrease of MSE for the 3rd-order low-pass
MOD implementation with the cut-oﬀ frequency at 0.3π. The x-axis indicates the length
of stochastic bit streams which varies from 210 to 216.
3.7.2 Synthesis Results
Hardware complexity
The area consumptions of proposed stochastic architectures for IIR ﬁlters are eval-
uated using 65nm technology. The architectures are implemented using 65nm libraries
and synthesized using Synopsys Design Compiler. We also compare hardware cost
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Figure 3.25: The ﬁltering results of diﬀerent stochastic implementations for the high-
pass 3rd-order IIR ﬁlter with cut-oﬀ frequency at 0.7π.
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Figure 3.26: The output MSE and SNR for the 3rd-order low-pass MOD implementation
with the cut-oﬀ frequency at 0.3π.
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between traditional binary implementations and proposed stochastic implementations.
The length of the stochastic sequence is 1024, whereas the binary numbers in corre-
sponding traditional implementations require 10 bits. One clock cycle is required to
compute one addition or one multiplication in 2’s complement representation. However,
a stochastic computing implementation is a bit-serial system. Therefore, 1024 clock
cycles are required for the proposed ﬁlter architectures to compute one sample.
Table 3.6 shows the area and power cost of implementations for IIR ﬁlters. The
consumptions of area are given in terms of equivalent two input NAND gates. From the
table, we can see that in traditional binary implementations, lattice structures require
more hardware resources than direct-form IIR since there are more multipliers in lattice
IIR. Stochastic implementations cost substantially less hardware and power resources
than traditional binary implementations, especially OBLI and ONLI implementations.
Table 3.6: The power consumption comparison and area consumption comparison in
terms of equivalent 2-NAND gates for diﬀerent implementations of IIR ﬁlters.
Filter Type of Implementations
order
Binary Binary Binary
BSS BLI NSS NLI OBLI ONLI
Direct-form Basic Lattice Normalized Lattice
3
Area
7311 9077 13301 4371 4813 4371 4441 2844 2652
(100%) (124.16%) (181.93%) (59.79%) (65.83%) (59.79%) (60.74%) (38.90%) (36.27%)
Power
28.23μW 23.19μW 38.05μW 10.68μW 14.75μW 10.68μW 12.40μW 11.47μW 10.17μW
(100%) (82.15%) (134.79%) (37.83%) (52.25%) (37.83%) (43.92%) (40.63%) (36.03%)
6
Area
14056 19923 28197 8673 9641 8673 8645 5285 5141
(100%) (141.74%) (200.60%) (61.70%) (68.59%) (61.70%) (61.50%) (37.60%) (36.58%)
Power
65.17μW 37.46μW 67.84μW 20.45μW 29.57μW 20.45μW 23.43μW 20.44μW 19.20μW
(100%) (57.48%) (104.10%) (31.38%) (45.37%) (31.38%) (35.95%) (31.36%) (29.46%)
Table 3.7 presents the hardware complexity comparison in terms of equivalent 2-
NAND gates for diﬀerent implementations of IIR ﬁlters. The results show that proposed
stochastic implementations cost substantially less hardware than the previous designs.
For the best case, the proposed stochastic implementation of modiﬁed lattice IIR ﬁlters
reduces the hardware complexity by 60% compared to the previous BLI implementation
and saves 90% area compared to the 2’s complement lattice IIR ﬁlter.
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Table 3.7: The hardware complexity comparison in terms of equivalent 2-NAND gates
for diﬀerent implementations of IIR ﬁlters.
Filter Type of Implementations
order
Binary Binary
NTD MOD1 MOD2 BLI*
Direct-form Lattice
3
7311 13301 2342 1561 2016 4813
(100%) (181.93%) (32.03%) (21.35%) (27.57%) (65.83%)
6
14056 28197 4819 2924 4117 9641
(100%) (200.60%) (34.28%) (20.80%) (29.29%) (68.59%)
* previous design in [38].
Timing
Table 3.8 presents the delay of critical path for diﬀerent implementations of IIR
ﬁlters. The operating conditions for each implementation are speciﬁed by a supply
voltage of 1.00 V and a temperature at 25◦C. Each implementation is operated at clock
frequency 10 MHz.
Table 3.8: The delay (ns) of critical path for diﬀerent implementations of IIR ﬁlters.
Filter Type of Implementations
order
Binary Binary
NTD MOD1 MOD2 BLI*
Direct-form Lattice
3
13.76 27.52 5.65 5.69 6.20 11.92
(100%) (200%) (41.06%) (41.35%) (45.06%) (86.63%)
6
38.87 65.48 5.65 7.10 6.28 14.20
(100%) (168.46%) (14.54%) (18.27%) (16.16%) (36.53%)
* previous design in [38].
It is shown in the table that the delays of critical paths of the proposed NTD
and MOD implementations are 50% less than the previous BLI implementation. The
decrease of delay can lead to higher clock frequency.
Consider the comparison of timing between stochastic implementation and 2’s com-
plement implementation of lattice IIR ﬁlters. For the 3rd-order IIR ﬁlter, the delays of
critical paths of proposed NTD and MOD implementations are around 80% less than the
2’s complement lattice IIR ﬁlter. For the 6th-order IIR lattice ﬁlter, the delays of critical
paths of proposed NTD and MOD implementations are reduced by 90% compared to
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the 2’s complement lattice IIR ﬁlter. The results in Table 3.8 also show better timing
scalability of proposed stochastic implementations of lattice IIR ﬁlter compared to 2’s
complement implementations. With increase in the ﬁlter order from 3 to 6, the delays
of critical paths of 2’s complement direct-form and lattice implementations increase by
182.49% and 137.94%, respectively, whereas the delay of the NTD implementation stay
constant and the delays of MOD1 and MOD2 implementations increase by only 24.78%
and 1.29%, respectively.
3.7.3 Fault Tolerance Analysis
We performed fault-tolerance test for stochastic ﬁlters by randomly injecting bit-
ﬂipping error at all internal nodes and measuring the corresponding output SER for
each implementation. A signal consisting of a mixture of ﬁve sinusoids of diﬀerent
frequencies and random noise is used as the test inputs. The length of the stochastic
sequence is 1024. A total of 512 input samples are used. We control the level of injected
soft error by randomly ﬂipping certain percent bits of all internal computational nodes
in circuits.
A 3rd-order low-pass butterworth IIR ﬁlter with cut-oﬀ frequency at 0.3π is consid-
ered. We test fault-tolerance for diﬀerent implementations of the ﬁlter, including tra-
ditional binary implementation and proposed stochastic implementations. Bit-ﬂipping
errors are injected in all internal computational nodes including binary multipliers in
stochastic implementations. Table 3.9 presents the output SER due to random bit-
ﬂipping for each implementation. Fig. 3.27 illustrates the output SER due to random
bit-ﬂipping for diﬀerent implementations. The X-axis of Fig. 3.27 is in logarithm s-
cale for better visualization of the results. For binary implementations, the SER of the
direct-form implementation is worse than the normalized lattice and the basic lattice
because of the overﬂow. For very low bit-ﬂipping rates, the stochastic implementation-
s have worse SER; this is because the stochastic implementations suﬀer from certain
minimum error.
It is shown that the proposed stochastic implementations suﬀer less from bit-ﬂipping
errors than traditional binary implementations. For the OBLI and ONLI implementa-
tions, bit-ﬂipping almost has no impact on the output accuracy when ﬂipping percentage
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Table 3.9: The output SER (dB) with random bit-ﬂipping for diﬀerent implementations
of a 3rd-order low-pass butterworth IIR ﬁlter with cut-oﬀ frequency 0.3π.
Filter Percentage of Bit-ﬂipping
Types 0% 0.005% 0.01% 0.05% 0.1% 0.5% 1%
binary 28.53 28.46 11.38 6.70 4.26 -2.14 -4.13
BSS 17.70 17.35 17.15 15.59 14.63 10.34 7.95
BLI 17.40 17.15 16.82 15.68 15.05 10.26 7.91
NSS 17.10 16.77 16.48 15.21 13.78 9.82 7.45
NLI 17.03 16.78 16.51 15.30 13.97 9.65 7.53
OBLI 15.82 15.63 15.91 15.91 15.63 15.55 15.09
ONLI 15.36 15.05 15.23 15.41 15.07 14.98 14.78
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Figure 3.27: Fault-tolerance test results of traditional binary direct-form, normalized
lattice, basic lattice, stochastic NSS and stochastic OBLI implementations for a 3rd-
order low-pass butterworth IIR ﬁlter with cut-oﬀ frequency 0.3π.
is under 0.5%. Starting with 0.01% bit-ﬂipping, the performance of the traditional bi-
nary implementation is degraded signiﬁcantly due to random bit-ﬂippings. For a very
low rate of bit-ﬂipping, the traditional binary implementation has 66.84% more output
SER than stochastic implementations. Also OBLI and ONLI are slightly outperformed
by the other 4 stochastic implementations since less binary multipliers are used in OBLI
and ONLI implementations. However, at a high bit-ﬂipping rate, performance of the
tradition binary implementation is degraded more signiﬁcantly compared to stochastic
implementations. Notice that bit-ﬂipping errors are also injected in binary multipliers
for implementation. Since less binary multipliers are used in OBLI and ONLI imple-
mentations than the other 4 stochastic implementations, these two implementations
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outperform the remaining stochastic designs at a high bit-ﬂipping rate.
3.8 Conclusion
This section has presented nine novel structures for stochastic logic implementa-
tion of recursive digital ﬁlters. These structures are based on state-space and lattice
forms. Out of these nine structures, two are optimized with respect to the number of
binary multiplications; these structures require one-third of the number of binary mul-
tiplications compared to their non-optimized versions. It is shown that the normalized
state-space and normalized lattice ﬁlters have the highest SER among all six proposed
stochastic ﬁlters. The last three implementations are based on the normalized lattice
structure and the modiﬁed lattice structure, respectively. Compared with previous de-
signs, the proposed architectures improve the performance for narrow-band stochastic
IIR ﬁlter and reduce the hardware complexity signiﬁcantly. The analysis of state power
in the modiﬁed lattice structure and input scaling method are also presented.
Chapter 4
Computing Arithmetic Functions
using Stochastic Logic
In this chapter, we present the stochastic computation of arithmetic functions, such
as trigonometric, exponential, logarithmic and sigmoid, can be implemented by using
Maclaurin series expansion and/or factorization. First, it is shown that in unipolar
stochastic logic, a polynomial can be implemented using multiple levels of NAND gates
based on Horner’s rule, if the coeﬃcients are alternatively positive and negative and
their magnitudes are monotonically decreasing. Truncated Maclaurin series expansions
of arithmetic functions are used to generate polynomials which satisfy these constraints.
The input and output in these functions are represented by unipolar representation. Sec-
ond, for a polynomial that does not satisfy these constraints, it still can be implemented
based on Horner’s rule if each factor of the polynomial satisﬁes these constraints by us-
ing factoring and factor-combining. Third, format conversion is proposed for arithmetic
functions with input and output represented in diﬀerent formats. Polynomials are trans-
formed to equivalent forms that naturally exploit format conversions. Table 4.1 lists
the functions implemented in this paper using Horner’s rule.
As seen from Table 4.1, most functions are implemented using unipolar stochastic
logic where both inputs and outputs are in unipolar format. These functions do not
require any scaling and are implemented without loss of precision. Functions that require
factorization or format conversion require some scaling and suﬀer from some loss of
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Table 4.1: The arithmetic functions implemented in this paper.
Function Domain Range
Representation
Input Output
sinx [0, 1] [0, 0.8415] Unipolar Unipolar
cosx [0, 1] [0.5403, 1] Unipolar Unipolar
tanh ax* [0, 1] [0, tanh a] Unipolar Unipolar
log(1 + ax)* [0, 1] [0, log(1 + a)] Unipolar Unipolar
sigmoid(x) [0, 1] [0.5, 0.7311] Unipolar Unipolar
e−ax** [0, 1] [e−a, 1] Unipolar Unipolar
sinπx [0, 1] [0, 1] Unipolar Unipolar
cosπx [0, 1] [−1, 1] Unipolar Bipolar
sigmoid(x) [−1, 1] [0.2689, 0.7311] Bipolar Unipolar
∗0 < a ≤ 1. ∗∗a > 0 is required; 0 < a ≤ 1 and a > 1 are
considered as two separate cases.
precision. Furthermore, most circuits presented in this paper contain feed-forward logic
(except the delay elements which are inherently sequential), and thus can be pipelined at
gate-level for low-power applications using subthreshold techniques. Only tanh ax and
sigmoid(ax) contain feedback, for large values of a, as these require stochastic dividers
that contain feed-back.
4.1 Theoretical Foundations for Stochastic logic
In this section, three theoretical foundations are proposed for stochastic implemen-
tations of functions. These foundations include stochastic logic implementation of poly-
nomials expanded using: Horner’s rule, factorization and format conversion principle.
4.1.1 Implementing Polynomials using Horner’s Rule
Consider the following polynomials:
p1(x) = 1− a1x (4.1)
p2(x) = 1− a1x+ a2x2 = 1− a1x(1− a2
a1
x) (4.2)
p(x) = 1− a1x+ a2x2 − a3x3 + · · ·
= 1− a1x(1− a2
a1
x(1− a3
a2
x(1− · · · )))). (4.3)
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In general form, a polynomial of degree n is expressed as p(x) =
∑n
i=0(−1)iaixi, where
a0 = 1. Fig. 4.1 illustrates the unipolar implementation of these three polynomials.
x p1(x)a1
(a)
a2/a1
x
a1
p2(x)
x
(b)
a2/a1 a1
p(x)
xxx
...
a3/a2
(c)
Figure 4.1: Fundamental blocks for stochastic unipolar with no scaling: (a) p1(x) is
implemented using NAND gates, (b) p2(x) is implemented using two levels of NAND
gates, (c) p(x) is implemented using multiple levels of NAND gates.
Notice that 0 < a1 ≤ 1, 0 < (a2/a1) ≤ 1 and 0 < (a3/a2) ≤ 1 must be guaranteed
for feasible designs shown in Fig. 4.1. This method involves no scaling and does not
require multiplexers which are prone to computational error. The implicit scale factor
of multiplexers may lead to precision loss if the sum of magnitudes of the coeﬃcients is
greater than one. All polynomials that satisfy two constraints, denoted as C1 and C2
below, can be implemented using stochastic unipolar logic using Horner’s rule:
1. C1: All terms in a polynomial are alternately positive and negative: ai > 0.
2. C2: The magnitudes of all polynomial coeﬃcients are less than one and decrease
with the increase of term order: ai+1 ≤ ai ≤ 1.
4.1.2 Implementation using Factoring and Factor-Combining
Consider a polynomial expressed in product form as:
p(x) = 1− a1x+ a2x2 − a3x3 + · · · (4.4)
=
n∏
i=0
(1− b1ix+ b2ix2). (4.5)
Assume that in equation (4.4), ai’s do not satisfy constraints presented in Section 4.1.1.
However, p(x) can still be implemented using simple NAND gates and an AND gate
without scaling if the condition 0 < b2i ≤ b1i ≤ 1 is satisﬁed for all factors. Such an
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example is illustrated as follows:
(1− 0.7x+ 0.5x2)(1− 0.8x+ 0.6x2)
= 1− 1.5x2 + 1.66x2 − 0.82x3 + 0.3x4.
Although coeﬃcients of the expanded polynomial do not satisfy C1 and C2, both factors
satisfy these constraints. Therefore, the polynomial can be implemented using an AND
gate to perform multiplication of factors. Factors are implemented using multiple levels
of NAND gates as shown Fig. 4.1. The ﬁnal output is computed without scaling.
Although the factors shown in (5) are all second-order, the factors can be of any arbitrary
order as long as these satisfy the constraints in Section 4.1.1.
Consider a general polynomial given by:
p(x) = a0 + a1x+ a2x
2 + · · ·+ anxn
= a0 ·
n1∏
i=0
(1− cix) ·
n2∏
j=0
(1− b1jx+ b2jx2) (4.6)
Since all coeﬃcients are real, roots of p(x) = 0 are either real or complex conjugates.
Therefore, p(x) can be represented by a product of ﬁrst-order and second-order factors.
The scaling of stochastic implementation is represented by a0. Assume that the number
of ﬁrst-order and second-order factors are n1 + 1 and n2 + 1, respectively. Then the
degree of the polynomial n equals 2n2 + n1 + 3. In stochastic unipolar representation,
p(x) can be implemented by multiplying all factors using AND gates.
First, consider the coeﬃcient a0 in equation (4.6). Note that a0 > 0 since p(0) > 0
for stochastic unipolar format. If a0 ≤ 1, then it can be represented in unipolar format,
where no scaling is introduced. If a0 > 1, then we can only implement p(x)/a0, where
a scale factor of a0 is introduced.
Second, consider the ﬁrst-order factor in (4.6). The value of ci is determined by a
corresponding real root (r) of p(x) = 0. Possible locations of real roots are shown in
Fig. 5.12. In Fig. 5.12(a), we have r ≤ 0 and then c = 1/r < 0. The ﬁrst-order
factor 1− cx is rewritten as 1+ c′x where c′ = −c and c′ > 0. The ﬁrst-order factor can
be implemented using a multiplexer as described in Fig. 1.2(c). A fractional coeﬃcient
is calculated for the select signal of MUX. The implementation is still feasible for c′ > 1
since the computed result is a scaled version, where the scaling is 1+ c′. In Fig. 5.12(b),
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Figure 4.2: Three possible locations of a real root (r) of p(x): (a) r ≤ 0, (b) 0 < r ≤ 1
and (c) 1 ≤ r
0 < r ≤ 1 and then c > 1. In this case, 1 − cx is infeasible in stochastic unipolar
format. However, notice that two possible curves of p(x) shown in Fig. 5.12(b) violate
the constraint 0 ≤ p(x) ≤ 1 given x ∈ [0, 1], unless the multiplicity of the real root is an
even number. These root locations lead to negative polynomial values. Thus, we assume
that no real root is present between 0 and 1. Implementation of polynomials with real
roots of even degree is beyond the scope of this paper. For implementation of these
polynomials, the reader is referred to [43]. In Fig. 5.12(c), r > 1 and 0 < c = 1/r < 1.
The ﬁrst-order factor 1−cx is implemented using a NAND gate as shown in Fig. 4.1(a).
Third, consider the product of second-order factors 1− b1x+ b2x2. If the condition
0 < b1 ≤ b2 ≤ 1 is satisﬁed, the product can be implemented as illustrated in equation
(5) with no scaling. However, it is not guaranteed for an arbitrary function that such
a product of second-order factors satisfying C1 and C2 always exists. If the constraints
are not satisﬁed, the second-order factors cannot be implemented without scaling. In
some cases, two factors can be combined such that the product satisﬁes constraints C1
and C2. If it is not possible, then a scaled version of factors can be implemented using
other methods that are beyond the scope of this paper. The reader is referred to [43]
for implementation of such polynomials.
Another application of factoring involves factoring exponential functions that can
be used in the implementation of exponential functions. Examples are shown as follows:
e−(a+b)x =e−axe−bx
e−abx =(e−ax)b
These factoring techniques are used to implement exponential, tangent hyperbolic and
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sigmoid functions.
4.1.3 Format Conversion
Given a target polynomial T (x), if x ∈ [0, 1] and T (x) ∈ [−1, 1], or x ∈ [−1, 1]
and T (x) ∈ [0, 1], the input and output are represented using diﬀerent formats. The
format conversion method can be used to improve the precision since the ranges of
representation formats (unipolar/bipolar) for input and output are fully exploited. This
method breaks the limitation of unipolar implementation and improves the performance
of bipolar implementation.
Consider the case where x ∈ [0, 1] and T (x) ∈ [−1, 1]. The input can be represented
in unipolar format while the output must be in bipolar format. Fig. 4.3 illustrates
fundamental building blocks of format converters, where X is a unipolar input and Y
is a bipolar output. F denotes arbitrary stochastic unipolar logic. Assume
F(X) YFX
(a)
F(X) YFX
(b)
Figure 4.3: Fundamental stochastic computational elements with unipolar input and
bipolar output, where (a) y = 2f(x)− 1 and (b) y = 1− 2f(x).
pF (X) and pY represent the probability of ones in stochastic bit streams F (X) and Y ,
whereas f(x) and y stand for the values of F (X) and Y . From the deﬁnition of unipolar
and bipolar formats, we know that f(x) = pF (X) and y = 2pY − 1. Notice that no logic
gate is implemented in Fig. 4.3(a) for conversion. Therefore, we obtain pY = pF (X) and
then y = 2f(x) − 1. In Fig. 4.3(b), we obtain pY = 1 − pF (X) using a NOT gate and
thus y = 1− 2f(x). Both of these can be considered as basic building blocks for format
conversion from unipolar to bipolar format.
Consider the case where x ∈ [−1, 1] and T2(x) ∈ [0, 1]. The input is represented
in bipolar format while the output is represented in unipolar format. The fundamen-
tal building blocks with bipolar input and unipolar output are illustrated in Fig. 4.4.
Let X represent the bipolar input and Y represent the unipolar output. G denotes ar-
bitrary stochastic bipolar logic. Assume pG(X) and pY represent the probability of ones
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G(X) YGX
(a)
G(X) YGX
(b)
Figure 4.4: Fundamental stochastic computational elements with bipolar input and
unipolar output, where (a) y = 12g(x) +
1
2 and (b) y =
1
2 − 12g(x).
in stochastic bit streams G(X) and Y , whereas g(x) and y stand for the values repre-
sented by G(X) and Y . It is known that g(x) = 2pG(X) − 1 and y = pY . In Fig. 4.4(a),
pY = pG(X) and then y = (g(x) + 1)/2. In Fig. 4.4(b), we obtain pY = 1− pG(X) using
an inverter and thus y = 1/2−g(x)/2. Both of these can be considered as basic building
blocks for format conversion from bipolar to unipolar format.
If the input and output are in diﬀerent formats, the polynomials can be expressed
in one of the above forms so that no overhead is required for format conversion.
4.2 Horner’s rule for Maclaurin expansions
The stochastic implementation of functions in this section is based on the theoretical
foundation presented in Section 4.1.1. These functions include sinx, cosx, tanh ax, e−ax,
log(1 + ax) (0 < a ≤ 1) and sigmoid(x).
The Taylor series of a function f(x) that is inﬁnitely diﬀerentiable at a number a is
represented by the power series
∞∑
n=0
f (n)(a)
n!
(x− a)n.
If the Taylor series is centered at zero (a = 0), then that series is called a Maclaurin
series. Several important Maclaurin series expansions are shown as follows:
Trigonometric functions:
sinx =
∞∑
n=0
(−1)n
(2n+ 1)!
x2n+1 = x− x
3
3!
+
x5
5!
· · ·
cosx =
∞∑
n=0
(−1)n
(2n)!
x2n = 1− x
2
2!
+
x4
4!
· · ·
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Exponential function:
e−x =
∞∑
n=0
(−x)n
n!
= 1− x+ x
2
2!
− x
3
3!
· · ·
Natural logarithm (|x| < 1):
log(1 + x) =
∞∑
n=0
(−1)n+1x
n
n
= x− x
2
2
+
x3
3
· · ·
Hyperbolic function:
tanhx =
∞∑
n=1
B2n4
n(4n − 1)
(2n)!
x2n−1
= x− 1
3
x3 +
2
15
x5 − 17
315
x7 · · · ,
where Bi’s represent the Bernoulli numbers. A function can be approximated by a ﬁnite
number of initial terms of its Maclaurin series.
Consider the implementation of sinx. The Horner’s rule for the 7th-order Maclaurin
polynomial of sinx is given by:
sinx ≈ x− x
3
3!
+
x5
5!
− x
7
7!
= x(1− x
2
6
(1− x
2
20
(1− x
2
42
))).
(4.7)
Consider the stochastic implementation of sinx for x ∈ [0, 1]. The unipolar format of
stochastic representation is used since sinx ∈ [0, 0.8415] for x ∈ [0, 1]. Three types
of stochastic computation units are required in the implementation of equation (4.7).
First, the AND gate is used to implement unipolar SC multiplication. Second, the
NOT gate is used to implement (1−x). Third, x2 is implemented using a one-bit delay
element and an AND gate as shown in Fig. 4.5 [3]. The delay element is used for the
decorrelation of inputs to the AND gate.
D
x y
Figure 4.5: The SC square operation: y = x2.
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Fig. 4.6 shows the circuit diagram of stochastic sinx for x ∈ [0, 1]. This implementa-
tion consists of multiple levels of combinational logic and several one-bit delay elements
for decorrelation. The delay elements are added at locations such that each path from
input to output contains diﬀerent number of delay elements; this leads to decorrelation
of all paths. This decorrelation approach is adopted in all circuits presented in this
paper. Note that using one delay instead of three delays in Fig. 4.6 achieves satisfacto-
ry decorrelation. Eﬀect of correlation in stochastic logic circuits has been addressed in
[37]. An approach to optimizing the delays for decorrelation has been proposed in [44].
Notice that the input signal and all coeﬃcients are represented by unipolar stochastic
bit streams. The outputs of internal nodes and ﬁnal output are described as
D
x
y
D D
1/20 1/61/42
n1 n2 n3 n43
D3
Figure 4.6: The circuit diagram of stochastic implementation of sinx using the 7th-order
Maclaurin polynomial (4.7).
follows:
n1 = x
2, n2 = 1− 1
42
n1, n3 = 1− x
2
20
n2
n4 = 1− x
2
6
n3, y = n4 · x.
Applying Horner’s rule to the 8th-order Maclaurin polynomial of cosx, we obtain
similar expressions to equation (4.7):
cosx ≈ 1− x
2
2!
+
x4
4!
− x
6
6!
+
x8
8!
= 1− x
2
2
(1− x
2
12
(1− x
2
30
(1− x
2
56
))).
(4.8)
Fig. 4.7 shows the stochastic implementation of cosx using equations (4.8).
The stochastic implementations for tanh ax and log (1 + ax) are considered for
x ∈ [0, 1]. The requirement of 0 < a ≤ 1 satisﬁes the constraints for the domain of
convergence for Maclaurin expansions of tanhx and log (1 + x). The 9th-order and 5th-
order Maclaurin polynomials of tanh ax and log (1 + ax) transformed for the stochastic
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Figure 4.7: The circuit diagram of stochastic implementation of cosx using the 8th-order
Maclaurin polynomial (4.8). Replacing 4 delays by one delay for the input would also
satisfy decorrelation.
implementation are, respectively, given by:
tanh ax ≈ ax− a
3x3
3
+
2a5x5
15
− 17a
7x7
315
+
62a9x9
2835
= ax(1− a
2x2
3
(1− 2a
2
5
x2(1− 17a
2
42
x2
(1− 62a
2
153
x2))))
(4.9)
and
log(1 + ax) ≈ ax− a
2x2
2
+
a3x3
3
− a
4x4
4
+
a5x5
5
= ax(1− ax
2
(1− 2ax
3
(1− 3ax
4
(1− 4ax
5
)))).
(4.10)
Fig. 4.8 and Fig. 4.9 illustrate stochastic implementations of tanh ax and log (1 + ax),
where a = 1, by using equations (4.9) and (4.10), respectively.
x
D D
17/42 2/562/153
n1 n2 n3
1/3
n4 n5
D
yD4
D4
Figure 4.8: The circuit diagram of stochastic implementation of tanhx using the 9th-
order Maclaurin polynomial (4.9).
Notice that this proposed method is not suited for the implementation of tanh ax
in the domain x belonging to [0, 1] with a  1 since the Maclaurin expansion of tanhx
only converges for |x| < (π/2).
The 5th-order Maclaurin polynomial of e−ax(0 < a ≤ 1) transformed for stochastic
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Figure 4.9: The circuit diagram of stochastic implementation of log(1 + x) using the
5th-order Maclaurin polynomial (10).
implementation is given by:
e−ax ≈ 1− ax+ a
2x2
2!
− a
3x3
3!
+
a4x4
4!
− a
5x5
5!
= 1− ax(1− ax
2
(1− ax
3
(1− ax
4
(1− ax
5
)))).
(4.11)
Fig. 4.10 illustrates the stochastic implementation of e−ax where a = 1 by using equation
(4.11).
x y
D D
1/4 1/3
D
1/5
n1 n2 n3
1/2
n4
D
Figure 4.10: The circuit diagram of stochastic implementation of e−x using the 5th-order
Maclaurin polynomial (4.11).
Consider the sigmoid function described by a 5th-order Maclaurin polynomial as
follows:
sigmoid(x) =
1
2
+
x
4
− x
3
48
+
x5
480
= 1− 1
2
+
x
4
− x
3
48
+
x5
480
= 1− 1
2
(1− x
2
(1− x
2
12
(1− x
2
10
)))
Fig. 4.11 shows the stochastic implementation of sigmoid(x) given the input x ∈ [0, 1].
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Figure 4.11: The circuit diagram of stochastic implementation of sigmoid(x) for x ∈ [0, 1]
using the 5th-order Maclaurin polynomial.
4.3 Implementations using Factorization
Stochastic unipolar implementations of functions in this section correspond to the
theoretical foundation proposed in Section 4.1.2. Implementations of sinπx and e−ax
(a > 1) are considered in this section.
4.3.1 The Implementation of sin πx
The stochastic implementation of sinx for x ∈ [0, 1] is straightforward by using
Maclaurin expansion and Horner’s rule, whereas it cannot cover a full period of sinx.
Therefore, we consider the stochastic implementation of sinπx for x ∈ [0, 1].
Substituting x in equation (4.7) by πx, we obtain:
sinπx ≈ πx− π
3x3
3!
+
π5x5
5!
− π
7x7
7!
+
π9x9
9!
= πx(1− π
2x2
6
(1− π
2x2
20
(1− π
2x2
42
(1− π
2x2
72
))))
⇒ sinπx
π
= x(1− π
2x2
6
(1− π
2x2
20
(1− π
2x2
42
(1− π
2x2
72
)))) (4.12)
As discussed in Section 4.1.1, since π is greater than one and cannot be represented
by a stochastic number, we implement the scaled function sinπx/π. Notice that π2/6
in (4.12) is greater than 1, which violates the constraint C2 described in Section 4.1.1.
Hence, it is impossible to implement stochastic sinπx/π directly using Horner’s rule.
The factorization method is considered. Factorize Maclaurin polynomials of sinπx/π
with diﬀerent orders over real numbers using polynomial roots and apply Horner’s rule
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to the 4th-order factors:
sinπx
π
≈ x− π
2x3
3!
+
π4x5
5!
= x(1− 1.6449x2 + 0.8117x4)
= x(1− 1.6449x2(1− 0.4935x2)) (4.13)
sinπx
π
≈ x− π
2x3
3!
+
π4x5
5!
− π
6x7
7!
= x(1− 1.04x2)(1− 0.6036x2 + 0.1832x4)
= x(1− 1.04x2)(1− 0.6036x2(1− 0.3035x2)) (4.14)
Factorizations (4.13) and (4.14) are not suitable for stochastic implementation as these
contain coeﬃcients greater than one. Factorization of 9th and 11th order polynomials
are given by:
sinπx
π
≈ x− π
2x3
3!
+
π4x5
5!
− π
6x7
7!
+
π8x9
9!
= x(1− x2)(1− 0.4x2)(1− 0.2488x2 + 0.0656x4)
= x(1− x2)(1− 0.4x2)(1− 0.2488x2(1
− 0.2637x2)) (4.15)
sinπx
π
≈ x− π
2x3
3!
+
π4x5
5!
− π
6x7
7!
+
π8x9
9!
− π
10x11
11!
= x(1− 0.5424x2 + 0.0833x4)(1− 0.1023x2
+ 0.0282x4)(1− x2)
= x(1− 0.5424x2(1− 0.1535x2))(1− 0.1023x2
(1− 0.2754x2))(1− x2) (4.16)
From equations (4.15) and (4.16), we observe that all coeﬃcients are less than one in
the 9th-order and 11th-order polynomials. The selection of required order for a feasible
stochastic implementation is addressed in Appendix A. The 4th-order factor contains
complex roots of x2. To satisfy the structure of 1− ax, Horner’s rule is applied to the
4th-order factor.
The stochastic implementation of sinπx/π using the 9th-order factorized Maclaurin
polynomial (4.15) is shown in Fig. 4.12.
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Figure 4.12: The circuit diagram of stochastic implementation of sinπx using the 9th-
order Maclaurin polynomial.
Note that the input and all coeﬃcients are represented in stochastic unipolar format.
The internal nodes and ﬁnal output are described by:
n1 = x
2, n2 = 1− 0.2637n1, n3 = 1− 0.2488n2 · x2
n4 = 1− 0.4x2, n5 = 1− x2, y = n3n4n5 · x
4.3.2 The Implementation of e−ax (a > 1)
Another example that exploits factorization and Horner’s rule to implement a s-
tochastic function is e−ax where a > 1 and x ∈ [0, 1]. Assuming that a = 1.9, the
7th-order Maclaurin polynomial of e−1.9x is transformed for stochastic implementation:
e−1.9x ≈1− 1.9x+ (1.9x)
2
2!
− (1.9x)
3
3!
+
(1.9x)4
4!
(4.17)
− (1.9x)
5
5!
+
(1.9x)6
6!
− (1.9x)
7
7!
(4.18)
≈(1− 0.689x)(1 + 0.269x+ 0.182x2)
(1− 0.394x+ 0.326x2)(1− 1.087x+ 0.434x2) (4.19)
=(1− 0.689x)(1− 0.394x+ 0.326x2)
(1− 0.818x+ 0.323x2 − 0.081x3 + 0.079x4) (4.20)
Notice that all coeﬃcients in (1+ 0.269x+0.182x2) are positive and coeﬃcient 1.087 is
greater than one in the factor (1−1.087x+0.434x2). These two factors are combined to
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build a 4th-order factor which satisﬁes given constraints. The stochastic implementation
of e−1.9x is shown in Fig. 4.13.
x
D D
0.251 0.395
D
n1 n2 n3
0.818
n4
D
0.394
n50.827
D
n6
D
0.689
y
0.975
Figure 4.13: The circuit diagram of stochastic implementation of e−1.9x.
The primary goal is to implement e−ax (a > 1) without scaling for which three
conditions must be satisﬁed. First, for an odd degree polynomial, the real root must
be greater than one. Second, for factors with orders equal to or greater than two,
magnitudes of all coeﬃcients must be less than or equal to one. Third, these coeﬃcients
must be alternately positive and negative with decreasing magnitudes. The Maclaurin
expansion of e−ax is given by: e−ax ≈ 1−ax+ a2x22 − a
3x3
6 +
a4x4
24 + · · · . If the factorized
Maclaurin polynomial has a second-order factor f1(x) = 1 + d1x + d2x
2, where d1 > 0
and d2 > 0, f1(x) may be combined with another factor with the form of 1− b1x+ b2x2,
where b1, b2 > 0, to avoid scaling. The advantage of this approach is that if bi > 1, the
product of two factors may lead to coeﬃcients of x less than one.
It is important to note that e−ax with large a can not be easily implemented by
directly factoring the Maclaurin polynomials. It has been shown [45][46] that for large
a, the real root of an odd degree polynomial of large degree approaches 0.278465, which
is less than one. For a small coeﬃcient a, e−ax is implementable using the proposed
method without scaling for a ≤ 1.94.
4.3.3 Generalization of Stochastic Implementation for e−ax with a > 1
Notice that it is diﬃcult to implement e−ax with large a in stochastic logic by directly
factoring the Maclaurin polynomials. However, for large a, e−ax can be implemented
based on e−bx with small b. Consider the stochastic implementation of e−2x, which can
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be written as follows:
e−2x = e−x · e−x.
Then the e−2x can be implemented as shown in Fig. 4.14. The e−x in Fig. 4.14 is im-
plemented using the circuit shown in Fig. 4.10. The one-bit delay element is used for
decorrelation. A complete decorrelation of all paths would require 5 delays. However,
the error due to correlation using only one AND gate is small in this example. An-
other implementation of e−2x using Horner’s rule, factorization and approximation is
illustrated in [47].
D y
Figure 4.14: The circuit diagram of stochastic implementation of e−2x.
For any arbitrary a (a > 1), e−ax can be described as follows:
e−ax = e(−
a
n
x)n = e(−bx)n, b =
a
n
.
where 0 < b ≤ 1 and n is an integer. Since b ≤ 1, e−bx can be easily implemented using
Horner’s rule. Then e−ax can be implemented as shown in Fig. 4.15 by using e−bx and
n− 1 cascaded AND gates.
D y
D D D ...
...
Figure 4.15: The circuit diagram of stochastic implementation of e−ax (a > 1) by using
e−bx (b ≤ 1) and n− 1 cascaded AND gates.
Notice that the method of decomposing e−ax for a > 1 is not unique. Consider
another example e−10x, which can be decomposed either as e−10x = (e−2x)5 or as e−10x =
(e−5x)2. Implementations of these two forms are shown in Fig. 4.16.
Simulation results of e−2x using one AND gate and e−8x using 3 AND gates from
e−x are shown in Fig. 4.17. The length of stochastic sequence is given by 1024. The
degree of Maclaurin polynomial of e−x is 5.
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Figure 4.16: The two stochastic implementations of e−10x. If one decorrelating delay is
used everywhere, this circuit will not function correctly.
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Figure 4.17: Simulation results of (a) e−2x and (b) e−8x using the proposed method.
4.3.4 The Implementation of tanh ax and sigmoid(ax) for a > 1
The stochastic implementation of tanh ax directly using Maclaurin expansion is not
suited for large a, since the Maclaurin expansion of tanhx only converges for |x| < (π/2).
However, stochastic tanh ax (a > 1) can be implemented based on e−2ax and unipolar
division.
The tanh ax is deﬁned as:
tanh ax =
eax − e−ax
eax + e−ax
=
1− e−2ax
1 + e−2ax
=
1−e−2ax
2
1−e−2ax
2 + e
−2ax .
As shown in Fig. 4.18(a), the unipolar tanh ax can be implemented based on e−2ax and
a JK ﬂip-ﬂop.
The coeﬃcient 0.5 is represented by a stochastic bit stream. The JK ﬂip-ﬂop is used
to implement y = x1/(x1 + x2) as shown in Fig. 4.18(b). The design of the unipolar
division using a JK ﬂip-ﬂop can be found in [3].
An alternative design of tanh ax can be implemented using the following equation:
tanh ax =
1
1 + e−2ax
· (1− e−2ax).
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Figure 4.18: (a) The circuit diagram of stochastic implementation of tanh ax (a > 1)
using e−2ax and a JK ﬂip-ﬂop. (b) The function y = x1x1+x2 implemented using a JK
ﬂip-ﬂop.
The circuit is shown in Fig. 4.19. Notice that sigmoid(2ax) is computed at the output
of the JK ﬂip-ﬂop, where sigmoid(2ax) = 1/(1 + e−2ax).
1
K
Q
Q
sigmoid(2ax)
J
D
tanh(ax)
Figure 4.19: An alternative design of tanh ax in stochastic logic, with sigmoid(2ax)
computed at an internal node.
Simulation results of an example tanh 4x is shown in Fig. 4.20. The length of s-
tochastic bit streams is 1024. The degree of Maclaurin polynomial of e−x is 5.
4.4 Implementation of Functions with Input and Output
Represented using Diﬀerent Formats
Stochastic implementations of functions in this section correspond to the theoretical
foundation presented in Section 4.1.3. Implementations of cosπx and sigmoid(x) are
considered in this section.
4.4.1 Unipolar Input and Bipolar Output
The stochastic implementation of cosπx instead of cosx expands the coverage to
half a period. As discussed in Section 4.1.3, any polynomial expressed as 1 − 2f(x)
or 2f(x)− 1 can be implemented using unipolar input and bipolar out without format
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Figure 4.20: The simulation result of stochastic implementation of tanh 4x using the
proposed method.
conversion overhead. This principle is exploited in the implementation of cosπx given
x ∈ [−1, 1].
The 10th-order Maclaurin polynomial of cosπx is transformed for stochastic imple-
mentation as follows:
cosπx ≈ 1− π
2x2
2!
+
π4x4
4!
− π
6x6
6!
+
π8x8
8!
− π
10x10
10!
(4.21)
=
π4x4
4!
− π
2x2
2!︸ ︷︷ ︸
P (x)
+1− π
6x6
6!
+
π8x8
8!
− π
10x10
10!︸ ︷︷ ︸
Q(x)
(4.22)
P (x) =
π2x2
2!
(2 · π
2x2
24
− 1)
= 4.9348x2(2 · 0.4112x2 − 1) = 4.9348 ·R(x) (4.23)
Q(x) = 1− π
6x6
6!
+
π8x8
8!
− π
10x10
10!
= 1− 1.3353x6 + 0.2353x8 − 0.0258x10
= 1− 2 · 0.6676x6(1− 0.1762x2(1− 0.1097x2)) (4.24)
cosπx ≈ P (x) +Q(x) = 4.9348 ·R(x) +Q(x) (4.25)
The coeﬃcients of 2nd-order and 4th-order terms in the Maclaurin polynomial of cosπx
are π2/2! and π4/4!, which are much greater than one. Directly factorizing (21) would
generate a factor of 1 − 4x which cannot be implemented in stochastic representation.
90
Therefore, we associate 2nd-order and 4th-order terms as polynomial P (x) and the re-
maining terms as Q(x) in (22).
For P (x), factor out π2x2/2! and rewrite the polynomial with decimal representation
in (23). The (2 · 0.4112x2 − 1) in R(x) corresponds to a format conversion as shown in
Fig. 4.3(a) by using 0.4112x2 as the unipolar input. Then R(x) is implemented using
an XNOR gate as the stochastic multiplication where x2 and (2 · 0.4112x2 − 1) are in
bipolar format.
In (24), apply Horner’s rule for Q(x) and rewrite it in decimal representation. Three
levels of NAND gates are required to implement (24). The ﬁrst two levels compute
(1 − 0.1762x2(1 − 0.1097x2)) with unipolar input and unipolar output while the last
NOT gate takes 0.6676x6(1−0.1762x2(1−0.1097x2)) as the unipolar input and generates
Q(x) as the bipolar output, where the functionality is 1− 2x as shown in Fig. 4.3(b).
Finally, both R(x) and Q(x) are in stochastic bipolar format. The equation (4.25)
is implemented using a multiplexer with two bipolar inputs. The select signal has a
probability of 4.93484.9348+1 . The ﬁnal output of the stochastic implementation of cos πx
is scaled by 5.9348. No matter what order of the Maclaurin polynomial of cosπx is
used, the scaling of the ﬁnal output for this stochastic implementation is ﬁxed and the
performance is not degraded.
The stochastic implementation of cosπx using the 10th-order Maclaurin polynomial
is shown in Fig. 4.21. Notice that x is a binary number. The unipolar
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Figure 4.21: The circuit diagram of stochastic implementation of cosπx using the 10th-
order Maclaurin polynomial.
stochastic bit stream of x is generated by SNG1 while SNG2 generates the bipolar bit
stream. Table 4.2 describes the computational results and formats of internal nodes in
Fig. 4.21. It is shown in the table that unipolar signals are converted to bipolar
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Table 4.2: The computational results and formats of internal nodes in Fig. 4.21.
Internal nodes n1 n2 n3 n4 n5 (Q(x)) n6 n7 n8 (R(x))
Result x2 1− 0.1097n1 1− 0.1762x2n2 x6 1− 2 · 0.6676n3n4 x2 2 · 0.4112x2 − 1 n6n7
Format unipolar unipolar unipolar unipolar bipolar bipolar bipolar bipolar
format at nodes n5 and n7. Q(x) is computed at node n5 while R(x) is generated at
node n8.
Generally, for the format conversion design with unipolar input and bipolar output,
the Maclaurin polynomial is divided into two parts. The ﬁrst part is Q(x) = 1− q1xj +
q2x
j+1 + · · · , where a < qi < qi−1 ≤ 2. Q(x) can be implemented using Horner’s rule.
Notice that the upper bound is 2 rather than 1, since the format conversion is applied
for the outermost computation as follows:
Q(x) = 1− 2 · q1
2
· xj(1− q2
q1
x(1− · · · )) = 1− 2f(x),
where 1 − 2f(x) is computed at the last stage using an inverter with unipolar input
and bipolar output. The second part is P (x), which contains all terms with coeﬃcients
greater than 2. The ﬁnal output is generated by performing scaled addition using a
multiplexer and, therefore, implicit scaling is introduced.
4.4.2 Bipolar Input and Unipolar Output
Consider the stochastic implementation of sigmoid(x) for x ∈ [−1, 1]. The cor-
responding output range is [0.2689, 0.7311]. Therefore, the input is represented in s-
tochastic bipolar format while the output is in unipolar format. Expressions of the
form (1+ g(x))/2 or (1− g(x))/2 can be implemented without requiring any additional
circuit for format conversion overhead, as explained in Section 4.1.3. This principle is
exploited in this section.
The 5th-order Maclaurin polynomial of sigmoid(x) is transformed for stochastic im-
plementation as follows:
sigmoid(x) =
1
1 + e−x
≈ 1
2
+
x
4
− x
3
48
+
x5
480
(4.26)
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=
1
2
− 1
2
· x(−1
2
+
x2
24
− x
4
240
)︸ ︷︷ ︸
P (x)
(4.27)
P (x) = x(−1
2
+
x2
24
− x
4
240
)
= x(
1
2
(−1 + x
2
12
− x
4
120
)) (4.28)
= x(
1
2
(−1 + x2 1
2
(
1
6
− x
2
60
))). (4.29)
We observe that in (26) x exists starting from the second term. Notice that x must
be represented in stochastic bipolar format. Therefore the conversion from bipolar to
unipolar format can only be implemented in the last stage. The objective of transforming
P (x) is to construct the scaled addition of 12(a + b) which is implemented using a
multiplexer with the select signal of 1/2. P (x) is ﬁrst implemented in stochastic bipolar
representation using polynomial (29). Then sigmoid function (27) is implemented using
a NOT gate with P (x) as the input. The NOT gate is also considered as the converter
of stochastic representation formats as shown in Fig. 4.4(b). The ﬁnal output is given
in unipolar format.
The stochastic implementation of sigmoid(x) using the 5th-order Maclaurin polyno-
mial is shown in Fig. 4.22.
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Figure 4.22: The circuit diagram of stochastic implementation of sigmoid(x) using the
5th-order Maclaurin polynomial.
Notice that x is a bipolar stochastic bit stream. XNOR gates are used to implement
bipolar multiplications. The scaled addition is implemented using a multiplexer. The
negation of a bipolar stochastic number is obtained by using a NOT gate. Table 4.3
describes the computational results and formats of internal nodes in Fig. 4.22. It is
shown in the table that bipolar signals are converted to unipolar format at the last
stage. P (x) is computed at node n5.
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Table 4.3: The computational results and formats of internal nodes and the output in
Fig. 4.22.
Internal nodes n1 n2 n3 n4 n5 (P (x)) y
Result x2 − 160n1 12(16 + n2) 12(−1 + x2n3) x · n4 12 − 12n5
Format bipolar bipolar bipolar bipolar bipolar unipolar
Generally, for the format conversion design with bipolar input and unipolar output,
the format conversion is performed at the last stage (i.e., the outermost computation of
the Maclaurin polynomial). The form 12 − 12P (x) is applied for stochastic implementa-
tion. P (x) is implemented by using XNOR gates and multiplexers with bipolar input
and output. The ﬁnal result is generated by performing bipolar to unipolar conversion
using an inverter for P (x).
4.5 Experimental Results
In this section, we present the experimental results of performance test and synthesis
results for stochastic implementations of arithmetic functions using Maclaurin polyno-
mials. Only one decorrelating delay in each distinct edge is considered for all circuits
evaluated in this section. Results of previous work including implementations using
Bernstein polynomial method [5] and FSM [8] [1] are also presented for comparisons.
4.5.1 Previous Work
Implementation using Bernstein polynomial
A function f(x) ∈ [0, 1] given x ∈ [0, 1] can be implemented using Bernstein polyno-
mial method in stochastic unipolar logic. The target function can be described based
on Bernstein polynomials as follows:
f(x) =
n∑
i=0
βiBi,n(x),
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where βi’s are Bernstein coeﬃcients and the Bernstein basis polynomial Bi,n(x) is given
as follows:
Bi,n(x) =
(
n
i
)
xi(1− x)n−i.
Fig. 5.23 illustrates an example of stochastic implementation based on 3rd-order Bern-
stein polynomials.
Figure 4.23: An example of stochastic implementation based on 3rd-order Bernstein
polynomials. Stochastic bit streams x1, x2 and x3 encode the input value x. Stochastic
bit streams z0, z1, z2 and z3 encode the corresponding Bernstein coeﬃcients.
Notice that the generation of bit streams xi’s and zi’s required SNGs, which increase
hardware complexity of this implementation. More details of stochastic implementation
using Bernstein polynomials can be found in [5].
Implementation using FSM
The ﬁnite-state-machine approach to implementing arithmetic functions was pro-
posed by Brown and Card in [8]. A typical state transition diagram of FSM is shown
in Fig. 6.7, where the function tanh G2 x is implemented.
In Fig. 6.7, X is the stochastic input while y is the output stochastic bit stream.
Such an FSM is implemented using an up and down saturate counter. This FSM-based
design is used to implement tangent hyperbolic and exponential functions. However,
quoted from [1], “the FSM topology proposed by Brown and Card cannot be used
to synthesize more sophisticated functions, such as high order polynomials and oth-
er non-polynomials.” Therefore, the FSM topology shown in Fig. 4.25 was proposed
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Figure 4.24: The state transition diagram of the FSM implementing the stochastic
tanh(G2 x), where G is the number of states.
in [1][48][49] to implement arbitrary computations including trigonometric functions.
Figure 4.25: The state transition diagram of the FSM topology proposed in [1].
In Fig. 4.25, there are two inputs X and K. The numbers on each arrow represent
the transition condition, with the ﬁrst corresponding to the input X and the second
corresponding to the input K. The binary output of FSM is encoded using log2
MN
bits. The number below each state St (0 ≤ t ≤ MN − 1) represents the value encoded
by the outputs of the FSM when the current state is St. Notice that the output of the
FSM is not a stochastic sequence. The complete architecture for the implementation of
stochastic functions using this FSM topology is shown in Fig. 4.26.
The FSM corresponds to the topology shown in Fig. 4.25, where X represents the
input stochastic bit stream. The output of FSM is used as the select signal of the
multiplexer (MUX). The ﬁnal output bit stream is generated by the MUX. Parameters
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Figure 4.26: The complete circuit for implementation of stochastic functions [1].
K and wi’s are described using stochastic representation [50]. Notice that probabilities
of ones in K and wi’s are calculated to minimize the diﬀerence of outputs from this
implementation and the target function. More details of computing these parameters
can be found in [1]. The authors of [1] demonstrate that additional inputs K and wi
enable the proposed FSM-based architecture more degree of design freedom to synthesize
more sophisticated functions. However, these extra inputs may represent any probability
values in [0, 1]. It means that compared to the original FSM-based design proposed in [8],
more SNGs are required to generate bit streams for these coeﬃcients and the hardware
complexity increases signiﬁcantly.
4.5.2 Performance Comparison
We present test results of diﬀerent functions implemented using the proposed method,
the FSM-based method and the Bernstein polynomial method with diﬀerent orders. In
our simulations, the inputs of target functions are given by 0:0.01:1. The output re-
sults are obtained using Monte Carlo experiments for diﬀerent inputs. 1000 Monte
Carlo runs were performed for each input. The length of stochastic bit streams is 1024.
Table 4.4 presents the mean absolute error (MAE) of outputs of diﬀerent stochastic im-
plementations. Outputs of conventional implementations using ﬂoating-point precision
are considered as the baseline.
It is shown in Table 4.4 that the proposed implementations for all functions out-
perform the Bernstein polynomial method. Notice that the sigmoid function using the
Bernstein polynomial method is not presented since the bipolar input does not satis-
fy the unipolar constraint. For the FSM-based implementation, functions sinx, cosx,
sinπx, cosπx, log(1 + x) and e−x need to be implemented using 2-dimensional FS-
M [1]. Functions tanhx, e−2x and sigmoid(x) are implemented using the FSM-based
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Table 4.4: The output mean absolute error (MAE) of stochastic implementations for d-
iﬀerent functions using the proposed method, the FSM-based method and the Bernstein
polynomial method with diﬀerent orders.
Proposed Bernstein Polynomial FSM-based
sinx
Order 3 5 7 3 5 7 8-state
Error 0.0016 0.0033 0.0034 0.0136 0.0088 0.0066 0.0025
cosx
Order 2 4 6 2 4 6 8-state
Error 0.0082 0.0025 0.0023 0.0356 0.0178 0.0120 0.0053
sinπx
Order 9 11 13 9 11 13 8-state
Error 0.0514 0.0487 0.0451 0.0693 0.0569 0.0480 0.4716
cosπx
Order 10 12 14 10 12 14 8-state
Error 0.0537 0.0546 0.0560 0.0579 0.0724 0.0716 0.0174
log(1 + x)
Order 5 6 7 5 6 7 8-state
Error 0.0141 0.0109 0.0081 0.0090 0.0076 0.0066 0.0186
tanhx
Order 3 5 7 3 5 7 4 8 16
Error 0.0178 0.0175 0.0140 0.0182 0.0110 0.0082 0.0210 0.0351 0.0804
tanh 4x
Order 4 5 6 4 5 6 8
Error 0.0199 0.0192 0.0191 0.0836 0.0667 0.0554 0.0046
e−x Order 4 5 6 4 5 6 8-state
Error 0.0018 0.0008 0.0008 0.0130 0.0103 0.0086 0.0154
e−2x Order 5 6 7 6 7 8 4 8 16
Error 0.0019 0.0011 0.0009 0.0195 0.0170 0.0875 0.0508 0.0423 0.0368
sigmoid(x)
Order 5 – 4 8 16
Error 0.0046 – 0.0091 0.0198 0.0414
method proposed in [8], which requires less hardware complexity. From Table 4.4, we
can observe that except for cosπx and tanh 4x, the proposed method outperforms the
FSM-based method. Especially for sinπx, the FSM-based method basically fails with
respect to functionality.
Consider the 1-dimensional FSM-method [8]. The FSM based implementation re-
alizes tanh(N2 t), where N is the total number of states and t is the stochastic bipolar
input. To compare the FSM based implementation with our proposed method, t is
chosen to be 2xN such that
N
2 t = x. Additionally, the exponential function implemented
using FSM-based method is e−2Gx, where G represents the number of states with output
equal to one and G ≥ 1. Therefore the 1-dimensional FSM-based method is not suited
for the implementation of e−ax, where 0 < a < 2. In this case, e−ax (i.e., e−x) must be
implemented using 2-dimensional FSM.
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4.5.3 Hardware Complexity and Critical Path Delay comparisons
In this subsection, synthesis results are presented for stochastic implementations of
diﬀerent complex functions using various approaches. The architectures are implement-
ed using 65nm libraries and synthesized using Synopsys Design Compiler. The length
of the stochastic sequence is 1024 and all required SNGs including 10-bit LFSRs as
random number generators are considered in our synthesis. The length of stochastic
sequences are consistent with tests for accuracy. The operating conditions for each im-
plementation are speciﬁed by a supply voltage of 1.05 V and a temperature of 25 degree
Celsius.
Notice that coeﬃcients in the proposed design do not require diﬀerent SNGs to
generate bit streams. All coeﬃcient can share one 10-bit LFSR and 1-bit delay ele-
ments are used for decorrelation of bit-streams which represent diﬀerent coeﬃcients.
In this case, the hardware complexity can be reduced signiﬁcantly. In our compar-
isons of performance and synthesis results, this optimization technique is also applied
for the Bernstein polynomial and FSM designs for fair comparisons. Table 4.5 shows
synthesis results of various implementations of complex functions. The hardware com-
plexity results are given in terms of equivalent 2-input NAND gates. The numbers of
SNGs in Bernstein polynomial and FSM-based methods are also optimized using the
LFSR-sharing technique for fair comparisons. All SNGs are included in synthesis for all
implementations.
Same orders as implementations for performance test are considered for synthe-
sis. The proposed designs require less hardware complexity than the Bernstein poly-
nomial based implementations except for tanh 4x. For FSM-based implementation, the
proposed approach requires less hardware complexity than 2-dimensional FSM-based
method, which is used to implement sinx, cosx, sinπx, cosπx, log(1+x) and e−x. The
1-dimensional FSM-based method involves less overhead than the proposed approach,
since less SNGs are required. The FSM method requires less hardware complexity than
the proposed method for tanhx, tanh 4x, e−2x and sigmoid(x). The critical path de-
lays of the proposed circuits and the FSM-based circuits are similar as observed from
Table 4.5. However, the proposed circuits contain only feed-forward logic (except the
delay elements which contain feedback and circuits for tanh 4x) while the FSM based
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implementations contain longer computations inside feedback loops. Therefore the crit-
ical paths of the proposed stochastic logic implementations can be further reduced by
pipelining to the critical path of a single NAND gate. Using gate-level pipelining, the
critical path of the proposed circuits will be reduced by a factor of 5-8, except for tanh 4x
where the critical path with pipelining is limited by the critical path of the JK ﬂip-ﬂop.
Therefore, the proposed circuits are better suited for low-power applications as these
can be operated in sub-threshold mode.
4.6 Conclusion
Stochastic logic based implementations of complex arithmetic functions using trun-
cated Maclaurin series polynomials have been presented in this chapter. The methods
based on Horner’s rule, factorization and format conversion are proposed. The general-
ized methods for stochastic unipolar implementations of e−ax, tanh ax and sigmoid(ax)
for arbitrary a > 0 have also been presented. However, the proposed approach for
tanh ax and sigmoid(ax), where a is greater than 1, requires more hardware and leads
to more error than FSM based implementations.
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Table 4.5: The hardware complexity and critical path delay (ns) of stochastic imple-
mentations for diﬀerent functions using the proposed method, the FSM-based method
and the Bernstein polynomial method with diﬀerent orders.
Proposed Bernstein Polynomial FSM-based
sinx
Order 3 5 7 3 5 7 8-state
Area 411.8 469.0 528.8 569.4 759.7 998.9 1144.0
Delay 2.39 2.48 2.60 2.96 3.73 3.78 2.62
cosx
Order 2 4 6 2 4 6 8-state
Area 400.9 455.0 515.3 496.1 664.0 872.0 1144.0
Delay 2.21 2.38 2.60 2.59 2.90 4.01 2.76
sinπx
Order 9 11 13 9 11 13 8-state
Area 596.9 608.9 652.1 1410.8 1844.4 2277.1 1144.0
Delay 2.55 2.68 2.71 4.10 4.09 4.19 2.76
cosπx
Order 10 12 14 10 12 14 8-state
Area 885.6 975.0 1076.9 1636.4 2065.4 2277.1 1144.0
Delay 3.16 3.31 3.33 4.03 3.93 4.31 2.76
log(1 + x)
Order 5 6 7 5 6 7 8-state
Area 577.2 655.7 746.2 759.7 872.0 998.9 1144.0
Delay 3.05 3.35 3.59 3.73 4.01 3.78 2.76
tanhx
Order 3 5 7 3 5 7 4 8 16
Area 411.8 469.0 528.8 569.4 759.7 998.9 226.7 253.8 287.5
Delay 2.39 2.48 2.60 2.96 3.73 3.78 2.37 2.54 3.11
tanh 4x
Order 4 5 6 4 5 6 8
Area 583.4 649.5 728.5 664.0 759.7 872.0 253.8
Delay 3.39 3.63 4.07 2.90 3.73 4.01 2.54
e−x
Order 4 5 6 4 5 6 8-state
Area 512.2 576.7 655.2 664.0 759.7 872.0 1144.0
Delay 2.54 2.98 3.29 2.90 3.73 4.01 2.76
e−2x
Order 5 6 7 5 6 7 4 8 16
Area 662.1 674.5 681.7 759.7 872.0 998.9 228.7 256.4 292.2
Delay 3.19 3.40 3.62 3.73 4.01 3.78 2.37 2.54 3.10
sigmoid(x)
Order 5 – 4 8 16
Area 512.7 – 226.7 253.8 287.5
Delay 3.47 – 2.37 2.54 3.11
Chapter 5
Polynomial Computation in
Unipolar Stochastic Logic
In this chapter we consider implementation of polynomials that map the interval [0,1]
to itself or negative of itself, i.e., [-1,0]. We demonstrate that stochastic computation
of polynomials can be implemented by using a stochastic subtractor and factorization.
Two approaches are presented to compute stochastic subtraction in unipolar format.
Unipolar subtraction can be approximated using multi-levels of combinational logic,
including OR and AND gates. It is also shown that a stochastic subtractor can be
implemented based on a unipolar divider. Computation of polynomials in stochastic
unipolar format is proposed using scaled addition and proposed stochastic subtraction.
We also propose stochastic computation of polynomials using factorization. Diﬀerent
implementations are considered for distinct locations of polynomial roots.
5.1 Subtraction in Stochastic Unipolar Representation
For the stochastic implementation of arbitrary polynomials in unipolar format, the
unipolar subtraction is required for certain polynomials. In this section, two approaches
to computing subtraction in stochastic unipolar logic are presented. The ﬁrst method
implements subtraction using multi-level combinational logic. More accurate approxi-
mations can be achieved with the increase in the number of levels. We also present a
second approach to computing subtraction based on unipolar division. The stochastic
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division is implemented using a counter and an LFSR. Comparisons of accuracy and
hardware complexity of two proposed implementations are presented.
5.1.1 Unipolar Subtraction using Multi-Level Logic
It is known that combinational logic can be used to implement fundamental com-
putations in stochastic unipolar representation. Table 5.1 lists corresponding Boolean
and arithmetic operations for basic combinational logic, including AND, OR and NOT
gates.
Table 5.1: The corresponding Boolean and arithmetic operations for AND, OR and
NOT gates.
Logic Gate AND OR NOT
Boolean Operation x ∧ y x ∨ y ¬x
Arithmetic Operation xy x+ y − xy 1− x
The design of subtraction module starts from the OR operation since we observe
that the subtraction of two operands appears in the arithmetic operation represented by
an OR gate. Consider the implementation of y = x1 − x2. The requirement of x1 > x2
needs to be satisﬁed since the range of unipolar output y is [0, 1].
Fig. 5.1 presents implementations of stochastic subtraction using combinational log-
ic. The NOR is used to perform imperfect subtraction as shown in Fig. 5.1(a). The
inputs x1 and x2 are uncorrelated stochastic bit streams. The computation result is
given by:
y = 1− [(1− x1) + x2 − (1− x1)x2]
= x1 − x2 + (1− x1)x2, (5.1)
which is a reasonable approximation of x1−x2 when x1 is near one and x2 is near zero.
However, the error increases signiﬁcantly when the value of x2 is close to x1. The per-
formance of approximate subtraction can be improved by introducing the enhancement
unit as shown in Fig. 5.1(b). A one-bit delay element is used to decorrelate the signals
generated from the same stochastic bit-streams 1 − x1 and x2. The arithmetic results
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of internal nodes and the output are described as follows:
n1 = (1− x1) + x2 − (1− x1)x2 (5.2)
m1 = (1− x1)x2 (5.3)
y = 1− (n1 +m1 − n1m1)
= x1 − x2 + (1− x1)x2(1− x1(1− x2)). (5.4)
Notice that the AND gate is used for error correction. The approximation error (1 −
x1)x2 at n1 is oﬀset by the result of AND gate at the next level, whereas an error with
higher order (n1m1) is introduced. Compare the approximations of subtraction x1− x2
using equations (5.1) and (5.4). The computation error of equation (5.1) is given by
1 = (1− x1)x2. (5.5)
The computation error in equation (5.4) is described as:
2 = (1− x1)x2(1− x1(1− x2)). (5.6)
Since the factor (1 − x1(1 − x2)) in 2 is less than one for x1, x2 ∈ [0, 1], we obtain
2 < 1. Therefore, the enhancement unit reduces the error in the subtraction.
x1
x2
y
(a)
D
x1
x2 y
enhancement unit
n1
m1
(b)
D
y… 
… D
Iterative enhancement units
x1
x2
D D
… 
… 
n1
m1
ni-1
mi-1
ni
mi
ni+1
mi+1
nN
mN
(c)
Figure 5.1: The implementations of stochastic subtraction using (a) a NOR gate, (b)
the enhancement unit and a NOR gate, and (c) iterative enhancement units and a NOR
gate.
To further improve the approximation accuracy, iterative enhancement units are
implemented as shown in Fig. 5.1(c). By duplicating the enhancement units for multiple
levels, we can further reduce the computation error. The results of internal nodes at
any arbitrary i-th stage are given as follows:
ni = ni−1 +mi−1 − ni−1mi−1 (5.7)
mi = ni−1mi−1 (5.8)
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where ni and mi represent internal results of the OR gate and AND gate at the i-th
stage, respectively. Substituting ni and mi using (5.7) and (5.8), we obtain arithmetic
results of internal nodes at the (i+ 1)-st stage:
ni+1 = ni +mi − nimi (5.9)
= ni−1 +mi−1 − nimi (5.10)
= ni−1 +mi−1 − nini−1mi−1 (5.11)
mi+1 = nimi (5.12)
As pointed out in the discussion of Fig. 5.1(b), AND gates perform error-correction for
the implementation of subtraction. Comparing equation (5.11) to equation (5.7), we ﬁnd
that the error term has changed from ni−1mi−1 to nini−1mi−1 after the enhancement.
Since it is known that 0 < ni < 1 as ni represents a probability value, the error is
reduced with each added enhancement unit. With more levels of enhancement units,
the subtraction is approximated more accurately. Assume there are total N -stages of
iterative enhancement units. Repeatedly substituting ni+1 and mi+1 by ni and mi
similar to the derivation from equations (5.9) to (5.10) for the ﬁnal stage, we obtain:
y = 1− (nN +mN − nNmN )
...
= 1− (n1 +m1 − nNmN ) (5.13)
⇒ y = 1− [(1− x1) + x2 − nNmN ]
= x1 − x2 + nNmN (5.14)
where n1 and m1 are given by equations (5.2) and (5.3). The ﬁnal computation error is
N = nNmN .
Notice that in Fig. 5.1(c), one delay for each enhancing stage is not enough to
completely decorrelate internal signals ni and mi. Consider two 3-stage versions of
Fig. 5.1(c) shown in Fig. 5.2. The circuit illustrated in Fig. 5.2(a) includes only one
delay element for each stage while the number of delay elements of the circuit illustrated
in Fig. 5.2(b) increases exponentially for complete decorrelation for internal signals.
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Figure 5.2: 3-stage versions of subtraction with (a) one delay for each stage, and (b)
increasing delays for each stage.
In Fig. 5.2(a), n1 depends on non-delayed version of inputs X1 and X2, which are de-
noted by X1(0) and X2(0). The internal nodem1 depends on one-delayed versions of X1
andX2, denoted byX1(1) andX2(1). Hence n2 depends on {X1(0), X2(0), X1(1), X2(1)},
whilem2 depends on {X1(1), X2(1), X1(2), X2(2)} due to the second delay at the output
of the AND gate H2. Both n2 and m2 depend on X1(1) and X2(1) such that they are
correlated. Therefore, the accuracy of n3 and m3 may be degraded.
In Fig. 5.2(b), due to two delays at the output ofH2,m2 depends on {X1(2), X2(2), X1(3), X2(3)}.
Therefore, n2 and m2 are completely decorrelated with the increasing number of delays.
We can observe that n2 and m2 depend on two versions of Xi(k), where k = 0 and 1,
while n3 and m3 depend on four versions of Xi(k), where 0 ≤ k ≤ 3. For internal state
n4 and m4 at the next stage, the number of diﬀerent delayed-version of inputs increas-
es to eight. The number of diﬀerent delayed-versions increases exponentially with the
increase of stage. Accordingly, the number of delays should also increase exponentially
for complete decorrelation.
The circuit with completely decorrelated internal signals is shown in Fig. 5.3. Notice
that the number of one-bit delay elements increases exponentially. In this design, 2iD
indicates that 2i delays are required for the ith stage.
D
y… 
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Iterative enhancement units
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x2
… 
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n1
m1
ni-1
mi-1
ni
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mN
n2
m2
2iD 2nD2D
Figure 5.3: The unipolar subtractor using multiple levels of combinational logic with
one delay for each stage.
Simulations were performed to test accuracies of the proposed subtraction shown
106
in Fig. 5.3. The length of stochastic bit streams is assumed to be 1024. Consider the
subtraction y = x1 − x2, where x1 > x2. Fig. 5.4 shows simulation results of proposed
designs as a function of x2 for diﬀerent values of x1. In Fig. 5.4(a) the value of x1 is given
by 0.9 and x2 is given by 0:0.01:0.9. In Fig. 5.4(b), x1 is ﬁxed at 0.7 and x2 is given by
0:0.01:0.7. 1000 Monte Carlo runs were performed for each data point. The stochastic
subtractor using iterative enhancement units (red) has three more enhancement stages
than the implementation using one stage of enhancement unit (green). From simulation
results, it is shown that the implementation with iterative enhancement units has better
accuracy.
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Figure 5.4: Simulation results of proposed stochastic subtractors using multi-level com-
binational logic gates are given as functions of x2 for diﬀerent values of x1, where (a)
x1 = 0.9 and (b) x1 = 0.7.
5.1.2 Computing Subtraction Based on Stochastic Unipolar Division
The polynomial computation is widely used in applications involving stochastic log-
ic, such as image processing and machine learning system. Notice that in these ﬁelds,
various complex functions such as trigonometric, exponential, logarithm and hyperbolic
functions are used for computational kernels. The ﬁrst step of the stochastic implemen-
tation of these functions is to describe these functions based on polynomials generated
using techniques including Taylor expansion and Lagrange interpolation. Then the s-
tochastic implementation of complex arithmetic functions is converted to polynomial
computations.
Consider the stochastic implementation of y = x1 − x2, where 0 < x2 < x1 < 1. A
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subtractor can be implemented based on an arithmetic expression shown below:
y = x1 − x2 = x1(1− x2/x1), (5.15)
which corresponds to the Boolean expression:
y = x1 ∧ (x2/x1). (5.16)
Fig. 5.5 shows the implementation of stochastic subtraction using equation (5.15).
x1 y
x2/x1
Figure 5.5: The implementation of stochastic subtraction using equation (5.15).
In Fig. 5.5, generating stochastic bit stream x2/x1 requires stochastic unipolar divi-
sion, which can be implemented using the divider proposed by Gaines [3] as shown in
Fig. 5.6(a).
Counter
LFSR
INC
DEC
p1p2
Digital Comparator y=p1/p2
(a)
y=x1-x2
x2/x1
x1
Counter
LFSR
INC
DEC
x2
Digital Comparator
(b)
Figure 5.6: (a) Stochastic divider in unipolar format where p1 < p2, (b) Stochastic
subtractor using unipolar divider.
Consider the implementation of the division p1/p2. The divider is implemented
based on a binary counter, which may be incremented or decremented by unit count.
The count increases by unity at a clock pulse if the INCREMENT (INC) line is ON
and DECREMENT (DEC) line is OFF, whereas it decreases by unity at a clock pulse
if the converse situation holds. If the lines are both OFF or both ON, then the count
remains unchanged. As shown in Fig. 5.6(a) the input p1 is fed to the INC line of the
counter. The stochastic output, represented as po, is fed back through an AND gate,
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together with the input p2, into the DEC line of the counter, to form the term pop2.
The stochastic output po is generated by comparing the count to the value of the LFSR,
which generates a random number. If the random value is greater than the count, the
output po is one; otherwise, the value of po is zero. A simple explanation of how division
occurs was given by Gaines. Consider that in equilibrium the probability that the count
will increase must equal the probability that it will decrease, so that pop2 = p1, and
then po = p1/p2. More details can be found in Section 4 of [3].
Fig. 5.6(b) shows the overall circuit diagram of subtraction using stochastic unipolar
divider. The division module is used to generate the stochastic bit stream representing
x2/x1.
Simulations were performed to test accuracies of proposed stochastic subtractions
based on the unipolar divider. The length of stochastic bit streams is 1024. Consider
the subtraction y = x1 − x2, where x1 > x2. Fig. 5.7 shows simulation results of
proposed designs as a function of x2 for diﬀerent values of x1. The simulation results
of approximate subtraction using multi-level combinational logic are also illustrated for
comparison. In Fig. 5.7, the value of x1 is given by 0.3, 0.5, 0.7 and 0.9, respectively.
The value of x2 is given by 0:0.01:0.3, 0:0.01:0.5, 0:0.01:0.7 and 0:0.01:0.9. 1000 Monte
Carlo runs were performed for each data point. The stochastic subtractor using iterative
enhancement units has four enhancement stages. From simulation results, it is shown
that the subtractor using stochastic divider has better accuracy than the approximation
using multi-level combinational logic. Table 5.2 presents the output Mean Absolute
Error (MAE) of stochastic subtractions x1 − x2 for diﬀerent values of x1, where SDiv
represents the implementation using a divider and SIter denotes the implementation
using iterative enhance units. Computational errors decrease with the increase of the
output value.
Table 5.2: The output Mean Absolute Error (MAE) of stochastic subtractions x1 − x2
for diﬀerent values of x1.
x1 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
SDiv 0.0020 0.0024 0.0025 0.0022 0.0028 0.0020 0.0018 0.0015 0.0016
SIter 0.0315 0.0423 0.0460 0.0450 0.0420 0.0371 0.0302 0.0230 0.0134
Although the subtractor based on stochastic divider has better accuracy than the
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Figure 5.7: Simulation results of proposed stochastic subtractors based on division and
using iterative enhancement units are given as functions of x2 for diﬀerent values of x1,
where (a) x1 = 0.3 (b) x1 = 0.5 (c) x1 = 0.7 and (b) x1 = 0.9.
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approximate subtractor using iterative enhancement units, the latter implementation
requires less hardware complexity. Table 5.3 presents the hardware complexity of the
subtractor based on stochastic divider (Subtractor 1). The synthesis result of the sub-
tractor using 4-stage enhancement units (Subtractor 2) is also presented. We also list
the hardware complexity of a stochastic scaled adder shown in Fig. 1.2(c) and a 10-bit
LFSR as references. The scaled adder includes a multiplexer and a stochastic num-
ber generator, which is not shown in Fig. 1.2(c), to generate the select signal s. The
area results include all computational logic and required SNGs for generating stochastic
sequences.
Table 5.3: Synthesis results of the subtractor based on stochastic divider (subtractor
1), the subtractor using 4-stage enhancement units (subtractor 2) and stochastic scaled
adder.
Implementation Subtractor 1 Subtractor 2 Scaled adder LFSR
Area (μm2)
459.68 71.24 192.40 168.68
(238.92%) (37.03%) (100%) (87.67%)
From the table, we observe that hardware complexity of the stochastic subtractor
using 4-stage enhancement units (Subtractor 2) is 84.50% less than the subtractor based
on a stochastic divider (Subtractor 1). Therefore, the proposed two designs provide a
trade-oﬀ between accuracy and hardware eﬃciency.
5.2 Polynomial Computation Using Unipolar Subtraction
One straightforward approach to computing polynomials in unipolar stochastic rep-
resentation is directly using subtraction and scaled addition. This method divides all
polynomials into two groups. One group contains all terms with positive coeﬃcients
and the other with all negative. Polynomials must satisfy the requirement that compu-
tational results are in unit interval. Consider computing a polynomial:
p(x) = a0 + a1x+ a2x
2 + · · ·+ anxn (5.17)
in stochastic unipolar representation, where 0 ≤ p(x) ≤ 1 for any given x ∈ [0, 1]. As-
sume that all coeﬃcients ai’s are positive. The polynomial can be simply implemented
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using scaled additions with multiple inputs. If negative coeﬃcients exist in this poly-
nomial, unipolar subtraction is required for implementation. Assume that a negative
coeﬃcient is described as ai = −bi, where bi > 0. The polynomial (17) is rewritten as
follows:
p(x) = a0 + a1x+ a2x
2 + · · ·+ anxn =
n1∑
i=0
aix
α
i︸ ︷︷ ︸
Q(x)
−
n2∑
j=0
bjx
β
j︸ ︷︷ ︸
R(x)
, (5.18)
where ai > 0 and bj > 0. The number of positive coeﬃcients is n1+1 while the number
of negative coeﬃcients is given by n2 + 1. Notice that n = n1 + n2 + 2. Q(x) computes
the sum of all terms with positive coeﬃcients, whereas R(x) adds additive inverses of
all terms with negative coeﬃcients. Both of them are implemented using stochastic
scaled additions. Then a unipolar subtractor is used to compute the ﬁnal result of
the polynomial. Since the ﬁnal result is guaranteed in unit interval, the requirement
0 ≤ R(x) ≤ Q(x) ≤ 1 for the unipolar subtraction Q(x)−R(x) is satisﬁed.
Two examples are illustrated to present implementations of polynomial computation
in stochastic unipolar format for two categories. The ﬁrst example is given by p1(x) =
1
8 +
1
8x+
1
4x
2 + 38x
3, where all coeﬃcients are positive. The second example is given by
p2(x) =
2
3 − 12x+ 12x2 − 14x3, where negative coeﬃcients exist.
5.2.1 Case-I: all positive coeﬃcients
In polynomial
p1(x) =
1
8
+
1
8
x+
1
4
x2 +
3
8
x3, (5.19)
all coeﬃcients are positive. The polynomial is implemented using multi-levels of com-
binational logic as shown in Fig. 5.8 [30].
All coeﬃcients and the input are represented in stochastic unipolar format. One-bit
delay elements are used for decorrelation. xi is calculated using AND gates which per-
form unipolar multiplications. In the ﬁrst level, inputs of two multiplexers are stochastic
bit streams denoting diﬀerent powers of x: {1, x, x2, x3}. Notice that both coeﬃcients
for inputs 1 and x are 1/8. Thus, the select signal s1 is given by
s1 =
1/8
1/8 + 1/8
= 0.5. (5.20)
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Figure 5.8: Stochastic implementation of polynomial (19) using multi-levels of multi-
plexers.
The computational result of node n1 is described as:
n1 = 0.5 · 1 + (1− 0.5)x = 0.5(1 + x) = 4 · (1
8
+
1
8
x), (5.21)
which is a scaled version of original result and the scaling factor is 4. Coeﬃcients for
power bases x2 and x3 are 1/4 and 3/8, respectively. Therefore the select signal s2 is
given by:
s2 =
1/4
1/4 + 3/8
= 0.4. (5.22)
The computational result of node n2 is given by:
n2 = 0.4x
2 + (1− 0.4)x3 = 0.4x2 + 0.6x3 = 8
5
· (1
4
x2 +
3
8
x3), (5.23)
where the result is scaled by 8/5 compared to the original result. The select signal s3
is determined by all coeﬃcients as follows:
s3 =
1/8 + 1/8
1/8 + 1/8 + 1/4 + 3/8
=
2
7
. (5.24)
The ﬁnal output is given by:
y =
2
7
n1 + (1− 2
7
)n2 =
8
7
· (1
8
+
1
8
x) +
8
7
· (1
4
x2 +
3
8
x3)
=
8
7
· (1
8
+
1
8
x+
1
4
x2 +
3
8
x3) =
8
7
· p1(x) (5.25)
The implementation computes a scaled result for p1(x), where the scaling factor is
determined by the sum of all coeﬃcients. Notice that it is possible to use this approach
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to implement polynomials with coeﬃcients greater than 1, since we only need to use
fractions of coeﬃcients to determine select signals. Simulation results of the proposed
stochastic polynomial computation are shown in Fig. 5.9. The desired polynomial is
8
7 · p1(x). In our simulations, x is given by 0:0.01:1. 1000 Monte Carlo runs were
performed for each data point. The length of stochastic bit streams is 1024.
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Figure 5.9: Comparison of simulation results of the proposed stochastic implementation
for polynomial (19) and theoretical results.
5.2.2 Case-II: positive and negative coeﬃcients
Consider the polynomial:
p2(x) =
2
3
− 1
2
x+
1
2
x2 − 1
4
x3 = (
2
3
+
1
2
x2)− (1
2
x+
1
4
x3), (5.26)
where negative coeﬃcients exist. The polynomial is implemented using a stochastic
subtractor as shown in Fig. 5.10.
The select signal s1 is given by:
s1 =
2/3
2/3 + 1/2
=
4
7
. (5.27)
The computational result of n1 is described as:
n1 =
4
7
· 1 + (1− 4
7
)x2 =
4
7
+
3
7
x2 =
6
7
· (2
3
+
1
2
x2). (5.28)
Compared to the original value, the calculated result is scaled by 6/7. The select signal
s2 is given by:
s2 =
1/2
1/2 + 1/4
=
2
3
. (5.29)
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Figure 5.10: Stochastic implementation of polynomial (26) based on unipolar subtractor.
The computational result is described as:
n2 =
2
3
x+ (1− 2
3
)x3 =
2
3
x+
1
3
x3 =
4
3
· (1
2
x+
1
4
x3), (5.30)
which is scaled by 4/3. To guarantee the correctness of the subtraction, two inputs of
the subtractor must be equivalently scaled. Therefore, n2 is multiplied by 9/14 and
scaling factor is modiﬁed as 43 · 914 = 67 , which is same as n1. The ﬁnal output is given
by:
y =n1 − 9
14
n2 =
6
7
· (2
3
+
1
2
x2)− 9
14
· 4
3
· (1
2
x+
1
4
x3)
=
6
7
· (2
3
− 1
2
x+
1
2
x2 − 1
4
x3) =
6
7
· p2(x). (5.31)
In this implementation the desired result is scaled by 6/7. The subtractor can be real-
ized using either the structure based on iterative enhancement units or the design using
stochastic divider. Simulation results of the proposed stochastic polynomial computa-
tion are shown in Fig. 5.11. The desired polynomial is 67 · p2(x). The subtractor in
stochastic implementation is based on unipolar divider. In our simulations, x is given
by 0:0.01:1. 1000 Monte Carlo runs were performed for each data point. The length of
stochastic bit streams is 1024.
5.3 Polynomial Computation Using Factorization
In the previous section, the proposed approach for polynomial computation is based
on stochastic scaled addition and subtraction. Notice that accurate implementation of
unipolar subtractor leads to increase in hardware complexity. In this section, we present
115
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
0.35
0.4
0.45
0.5
0.55
0.6
x
y=
6/
7*
p 2
(x
)
 
 
The theoretical result
Stochastic implementation
Figure 5.11: Comparison of simulation results of the proposed stochastic implementation
for polynomial (26) and theoretical results.
stochastic polynomial computation using factorization. This method leads to various
implementations depending on diﬀerent locations of polynomial roots. For certain lo-
cations of polynomial roots, stochastic subtractors are not required although there are
negative coeﬃcients in polynomials.
Consider the polynomial in equation (5.17). Since all coeﬃcients are real, roots of
p(x) = 0 are either real or complex conjugates. Therefore, p(x) can be represented by
a product of ﬁrst-order and second-order factors as follows:
p(x) = a0 + a1x+ a2x
2 + · · ·+ anxn = d ·
n1∏
i=0
(1− cix) ·
n2∏
j=0
(1− ajx+ bjx2), (5.32)
where d denotes the scaling of stochastic implementation. Assume that the number of
ﬁrst-order and second-order factors are n1 + 1 and n2 + 1, respectively. In stochastic
unipolar representation, p(x) can be implemented by multiplying all factors using AND
gates.
Consider the ﬁrst-order factor 1−cx. The value of c is determined by a corresponding
real root (r) of p(x) = 0. Possible locations of real roots are shown in Fig. 5.12.
In Fig. 5.12(a), we have r ≤ 0 and then c = 1/r < 0. The ﬁrst-order factor
1 − cx is rewritten as 1 + c′x where c′ = −c and c′ > 0. The ﬁrst-order factor can
be implemented using a multiplexer as described in Section 5.2.1. Since a fractional
coeﬃcient is calculated for the select signal of MUX, the implementation is still feasible
for c′ > 1 since the computed result is a scaled version.
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Figure 5.12: Three possible locations of a real root (r) of p(x): (a) r ≤ 0, (b) 0 < r ≤ 1
and (c) 1 ≤ r
In Fig. 5.12(b), 0 < r ≤ 1 and then c > 1. In this case, 1 − cx is infeasible in
stochastic unipolar format. However, notice that two possible curves of p(x) shown in
Fig. 5.12(b) violate the constraint 0 ≤ p(x) ≤ 1 given x ∈ [0, 1]. These root locations
lead to negative polynomial values. Thus, we assume that no real root is present between
0 and 1.
In Fig. 5.12(c), r > 1 and 0 < c = 1/r < 1. The ﬁrst-order factor 1 − cx is
implemented using a NAND gate, where inputs are stochastic bit streams representing
c and x.
From the discussion above, we can see that the implementation of ﬁrst-order factor
is straightforward. However, the implementation of second-order factors in p(x) is non-
trivial. In Sections 5.3.1 to 5.3.6, implementations of second-order factors are presented
in detail depending on various locations of complex conjugate roots. Consider 1−ax+bx2
in (32). Assume that the second-order factor is introduced by complex conjugate roots
x1 = u+ iv and x2 = u− iv. Then coeﬃcients a and b are expressed as follows:{
a = 1x1 +
1
x2
= 2u
u2+v2
b = 1x1 · 1x2 = 1u2+v2
(5.33)
Diﬀerent locations of roots are speciﬁed by diﬀerent ranges of u and v.
5.3.1 Location of complex roots: u < 0
In this case, r1 and r2 are on the left side of imaginary axis as shown in Fig. 5.13(a) by
the red area. We obtain a = 2u
u2+v2
< 0 and b = 1
u2+v2
> 0. All coeﬃcients in 1−ax+bx2
are positive. Therefore, second-order factors introduced by complex conjugate roots on
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Figure 5.13: Various locations of complex conjugate roots, which are determined by
constraints of u and v: (a) u < 0, (b) (u2 + v2 − 2u ≥ 0)&&(u ≥ 0.5), (c) (0 <
u < 0.5)&&(u2 + v2 ≥ 1), (d) (u2 + v2 − 2u < 0)&&(u2 + v2 > 1)&&(u ≥ 0.5), (e)
((u− 0.5)2 + v2 ≥ 0.25)&&(u2 + v2 < 1)&&(u > 0), and (f) (u− 0.5)2 + v2 < 0.25.
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the left side of imaginary axis can be implemented using multiplexers as presented in
Section 5.2.1.
5.3.2 Location of complex roots: (u2 + v2 − 2u ≥ 0) and (u ≥ 0.5)
Possible locations of complex roots under these constrains are indicated by red area
in Fig. 5.13(b). Coeﬃcients a and b are determined by u and v as shown below:
u2 + v2 − 2u ≥ 0 ⇒ a = 2u
u2 + v2
≤ 1
u ≥ 0.5 ⇒ b = 1
u2 + v2
≤ 2u
u2 + v2
= a
Therefore, we obtain 0 < b ≤ a ≤ 1. The second-order factor is transformed using
Horner’s rule as follows:
1− ax+ bx2 = 1− ax(1− b
a
x), (5.34)
where a ≤ 1 and b/a ≤ 1. Then both a and b/a can be represented in stochastic
unipolar format. The second-order factor is implemented based on equation (5.34) by
using simple combinational logic as shown in Fig. 5.14. The implementation includes
two NAND gates. The coeﬃcients and the input are in stochastic unipolar format.
b/a
x
D
a y
Figure 5.14: Stochastic implementation of second-order factor 1−ax+bx2 using equation
(5.34).
5.3.3 Location of complex roots: (0 < u < 0.5) and (u2 + v2 ≥ 1)
In this section, consider complex conjugate roots located in the red area shown in
Fig. 5.13(c). To implement 1− ax+ bx2 using simple combinational logic, the variable
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x in the second-order factor is substituted by 1− t as follows:
1− ax+ bx2 = 1− a(1− t) + b(1− t)2
= 1− a+ b− (2b− a)t+ bt2
= (1− a+ b)(1− 2b− a
1− a+ bt+
b
1− a+ bt
2), (5.35)
where t = 1 − x. Note that roots of 1 − ax + bx2 = 0 are given by x1 = u + iv and
x2 = u− iv. Then roots of 1− a+ b+ (a− 2b)t+ bt2 = 0 are described as follows:{
t1 = 1− x1 = 1− (u+ iv) = (1− u)− iv = u′ + iv′
t2 = 1− x2 = 1− (u− iv) = (1− u) + iv = u′ − iv′
(5.36)
where u′ and v′ represent real and imaginary parts of t1 and t2. The relation between
complex roots xi and ti is given by u
′ = 1− u and v′ = −v. Possible locations of t1 and
t2 in complex-plane are derived from constraints of u and v as follows:{
u2 + v2 ≥ 1
u < 0.5
⇒
{
(1− u′)2 + (v′)2 ≥ 1
1− u′ < 0.5
⇒
{
(u′)2 + (v′)2 − 2u′ ≥ 0
u′ > 0.5
(5.37)
We observe that ranges of u′ and v′ are same as constraints of u and v after the substi-
tution of x = 1− t. Constraints of coeﬃcients in equation (35) are derived as follows:
(u′)2 + (v′)2 − 2u′ ≥ 0 ⇒ 2b− a
1− a+ b ≤ 1 (5.38)
u′ > 0.5 ⇒ b
1− a+ b <
2b− a
1− a+ b (5.39)
and we obtain:
0 <
b
1− a+ b <
2b− a
1− a+ b ≤ 1. (5.40)
Then equation (35) can be further transformed using Horner’s rule as follows:
(1−a+b)(1− 2b− a
1− a+ bt+
b
1− a+ bt
2) = (1−a+b)(1− 2b− a
1− a+ bt(1−
b
2b− at)). (5.41)
In the equation above, coeﬃcients (2b− a)/(1− a+ b) and b/(2b− a) are in the range
of [0, 1]. The coeﬃcient (1− a+ b) is also guaranteed in the required range of unipolar
format since it is the value of second-order factor 1− ax+ bx2 at x = 1. The stochastic
unipolar implementation of 1− ax+ bx2 with roots in this region is shown in Fig. 5.15.
All coeﬃcients and input are represented in unipolar format.
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Figure 5.15: Stochastic implementation of second-order factor 1−ax+bx2 using equation
(5.41).
5.3.4 Location of complex roots: (u2+ v2− 2u < 0) and (u2+ v2 > 1) and
(u ≥ 0.5)
Consider complex conjugate roots located in the red area shown in Fig. 5.13(d). The
implementation of 1− ax+ bx2 is similar to that in Section 5.3.3. Substitute x by 1− t
as shown in equation (5.35). However, only one out of two constraints in (5.37) holds
true, that is:
u2 + v2 ≥ 1 ⇒ (u′)2 + (v′)2 − 2u′ ≥ 0, (5.42)
whereas u′ < 0.5, which contradicts (5.37). Therefore we obtain 2b−a1−a+b ≤ 1 which is
same as (5.38) but b1−a+b >
2b−a
1−a+b which is opposite to (5.39). Then equation (5.41) is
modiﬁed as follows:
(1− a+ b)(1− 2b− a
1− a+ bt+
b
1− a+ bt
2)
= (1− a+ b)(1− 2b− a
1− a+ bt+
2b− a
1− a+ bt
2 +
a− b
1− a+ bt
2)
= (1− a+ b)(1− 2b− a
1− a+ bt(1− t) +
a− b
1− a+ bt
2)
= (1− a+ b)(1− 2b− a
1− a+ bt(1− t)) + (a− b)t
2, (5.43)
where a−b1−a+b is a positive number since
b
1−a+b >
2b−a
1−a+b . The implementation of a
second-order factor with roots in this region is shown in Fig. 5.16. One more
multiplexer is required to add the extra positive term in (5.43), compared to Fig. 5.15.
In this implementation, all coeﬃcients and input are in unipolar format. The internal
node n1 is computed by (1− 2b−a1−a+b t(1− t)) and 1− t represents x. The select signal of
the multiplexer is given by
1− a+ b
(1− a+ b) + (a− b) = 1− a+ b. (5.44)
The scaling of the multiplexer output is (1− a+ b) + (a− b) = 1.
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Figure 5.16: Stochastic implementation of second-order factor 1−ax+bx2 using equation
(5.43).
5.3.5 Location of complex roots: ((u−0.5)2+v2 ≥ 0.25) and (u2+v2 < 1)
and (u > 0)
Locations of complex conjugate roots are given by the red area as shown in Fig. 5.13(e).
Coeﬃcients a and b in second-order factor 1 − ax + bx2 are determined by constraints
on u and v as follows:{
(u− 0.5)2 + v2 ≥ 0.25 ⇒ a = 2u
u2+v2
≤ 2
u2 + v2 < 1 ⇒ b = 1
u2+v2
> 1
(5.45)
Consider the implementation shown in Fig. 5.17.
x
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1
0
D
s
y
x2
(1-x)2
Figure 5.17: Stochastic implementation corresponding to equation (5.46).
The output is given by:
y = sx2 + (1− s)(1− x)2 = x2 − 2(1− s)x+ (1− s) (5.46)
The second-order factor with roots in this area can be implemented based on this mul-
tiplexer. The transformation is given by:
1− ax2 + bx2 = 1− a
2
+
a
2
− ax+ x2 + (b− 1)x2
= 1− a
2
+ (1− s)− 2(1− s)x+ x2︸ ︷︷ ︸
T (x)
+(b− 1)x2, (5.47)
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where s = 1− a/2. T (x) is implemented using the structure shown in Fig. 5.17. Since
0 < a < 2, we obtain 0 < 1− a/2 < 1. Additionally, b− 1 is positive since b > 1. Then
(1− a/2) + T (x) + (b− 1)x2 can be implemented using multiplexers to perform scaled
addition. The overall circuit to implement 1− ax+ bx2 using equation (5.47) is shown
in Fig. 5.18. T (x) is computed at node n1. Two remaining terms are added using
multiplexers. All coeﬃcients and input are given in stochastic unipolar bit-streams.
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D
1-a/2
y
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(1-x)2
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1
01-a/2 MUX
1
0(b-1)x2/2
0.5
0.5n1
Figure 5.18: Stochastic implementation of second-order factor 1−ax+bx2 using equation
(5.47).
5.3.6 Location of complex roots: (u− 0.5)2 + v2 < 0.25
Possible locations of complex roots under these constrains are indicated by red area
in Fig. 5.13(f). In Section 5.3.5, (u− 0.5)2+ v2 ≥ 0.25 is required to guarantee a ≤ 2 in
second-order factor. Otherwise, in equation (5.47), the coeﬃcient 1 − a/2 is negative.
In this case, a stochastic subtractor is required for the implementation. According to
equation (5.45), we obtain a > 2 and b > 1. Factor 1−ax+bx2 can not be implemented
with simple combinational logic. However, as discussed in Section 5.2.2, it can be
implemented using unipolar subtractor based on transformed polynomial (1+ bx2)−ax
as shown in Fig. 5.19.
An example of (x − 0.5)2 is considered as a special case, which has two real roots
at 0.5. The second-order polynomial is transformed as: (x − 0.5)2 = x2 − x + 0.25 =
(x2 + 0.25) − x. Simulation results are shown in Fig. 5.20. The subtractor is based on
a stochastic divider.
Actually, if there are more than one second-order factors with roots in this area, the
best design strategy is to implement the overall polynomial using the approach proposed
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Figure 5.19: Stochastic implementation of the transformed second-order factor (1 +
bx2)− ax.
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Figure 5.20: Simulation results of the stochastic implementation for (x− 0.5)2.
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in Section 5.2.2 without factorization. It ensures that fewest stochastic subtractors are
used in the implementation to reduce hardware complexity.
In the factorization method for the stochastic implementation of arbitrary polyno-
mials, we try to avoid the usage of SC adders by implementing the factor 1− cx using
NAND gates without scaling. Notice that SC adders are prone to precision loss due to
implicit scaling introduced from the select signal. Also, hardware complexity is slightly
reduced by using less MUXs. The proposed factorization method is well suited for the
stochastic implementation of high order polynomials. Since all coeﬃcients in polynomi-
als are real values, an objective polynomial can be described as a product of ﬁrst and
second order factors, which can be implemented based on root locations.
5.4 Comparison of simulation and synthesis results
We performed experiments to test performance and generate synthesis results for
proposed polynomial computations in stochastic unipolar representation. Comparisons
of accuracy and hardware complexity for proposed designs and the implementation
using Bernstein polynomials are presented in Sections 5.4.1 and 5.4.2, where objective
functions are polynomials and complex arithmetic functions, respectively. In Section
5.4.3, we present comparisons of the proposed design and the implementation using
spectral transform (STRAUSS) [51] [52]. Since this paper focuses on synthesis methods
using combinational logic, the ﬁnite state machine (FSM) method is not considered for
comparisons.
For the factorization method, no subtractor is required for factors with complex
roots located in regions shown in Fig. 5.13(a)-(e) and therefore, the accuracy of the
factorization method has no signiﬁcant diﬀerence for these cases. However, if there are
complex roots located in the region shown in Fig. 5.13(f), the stochastic subtractor
is required and the performance is degraded especially when results are near zero. In
Section 5.4.1, an example is given to illustrate the implementation without subtractors
while the example presented in Section 5.4.2 is used to illustrate the implementation
involving subtractors.
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5.4.1 Stochastic polynomial computations
Consider a 3th-order polynomial (from [5]):
f(x) =
1
4
+
9
8
x− 15
8
x2 +
5
4
x3, (5.48)
where 0 ≤ f(x) ≤ 1 given x ∈ [0, 1]. The stochastic computation of the polynomial can
be implemented using two proposed approaches.
The Method-I proposed in Section 5.2 requires one stochastic subtractor and it is
based on transformed polynomial:
f(x) = (
1
4
+
9
8
x+
5
4
x3)− 15
8
x2. (5.49)
Fig. 5.21 shows circuit diagram of unipolar f(x) computation using the transformed
polynomial above. The select signal s1 is given by
1/4
1/4+9/8 =
2
11 and s2 is given
MUX
1
0D
MUX
1
0
D
1
x3
s1=2/11
ySubtractor
5/7
x
s2=11/21
x2
Figure 5.21: Stochastic unipolar implementation of f(x) using subtractor (Method-I).
by 1/4+9/81/4+9/8+5/4 =
11
21 . The ﬁnal result is scaled by
1
1/4+9/8+5/4 =
8
21 .
Method-II corresponds to the proposed implementation in Section 5.3 using fac-
torization. The polynomial is factorized as follows:
f(x) =
1
4
+
9
8
x− 15
8
x2 +
5
4
x3 = (
1
4
+ 1.4775x)(1− 1.4117x+ 0.8458x2), (5.50)
where one real root is −0.25/1.4775 = −0.1692 and complex conjugate roots are 0.8345±
0.6970i. Notice that complex roots are located in the area described in Section 5.3.4.
Depending on the discussion in Section 5.3.4, the second-order factor is transformed as
follows:
1− 1.4117x+ 0.8458x2 = 1− 1.4117(1− t) + 0.8458(1− t)2
= 0.4341(1− 0.6455t+ 1.9484t2)
= 0.4341(1− 0.6455t(1− t)) + 0.5656t2, (5.51)
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which corresponds to equation (5.43). The stochastic unipolar implementation of the
second-order factor is shown in Fig. 5.16. The circuit diagram of the overall polynomial
f(x) is shown in Fig. 5.22. The second-order factor is computed at node n1 while node n2
calculate ﬁrst-order factor 0.25+1.4775x. The select signal is given by 1.4775/(1.4775+
0.25)) = 0.8553. The ﬁnal output is scaled by 1/(1.4775 + 0.25) = 0.5789.
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Figure 5.22: Stochastic unipolar implementation of f(x) using factorization (Method-
II).
The stochastic implementation of f(x) using Bernstein polynomials [5] is based on
the following transformed polynomial:
f(x) =
2
8
B0,3(x) +
5
8
B1,3(x) +
3
8
B2,3(x) +
6
8
B3,3(x), (5.52)
where Bi,n(x) is a Bernstein basis polynomial with the form:
Bi,n(x) =
(
n
i
)
xi(1− x)n−i. (5.53)
Details of using Bernstein polynomials to compute polynomials in stochastic unipolar
logic can be found in [5]. Fig. 5.23 shows stochastic logic implementation of f(x) using
Bernstein polynomials.
In our simulations, x is given by 0:0.01:1. 1000 Monte Carlo runs were performed
for each data point. The length of stochastic bit streams is 1024. Since all constants are
represented using stochastic sequences with 1024 bits, SNG blocks with 10-bit LFSR are
used to generate bit streams for constants. This is consistent with generating stochastic
bit streams for the input signal. Simulation results of the proposed stochastic poly-
nomial computations (Method-I and Method-II) and previous design using Bernstein
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Figure 5.23: Stochastic logic implementing the Bernstein polynomial (52) at x = 0.5.
Stochastic bit streams x1, x2 and x3 encode the value x = 0.5. Stochastic bit streams
z0, z1, z2 and z3 encode the corresponding Bernstein coeﬃcients.
polynomials are shown in Fig. 5.24. Table 5.4 presents mean absolute error (MAE) of
output of proposed implementations and the implementation using Bernstein polyno-
mials to compute f(x), where MAE is a quantity used to measure how close forecasts
or predictions are to the eventual outcomes in median sense. From simulation results,
we observe that the proposed Method-I has almost same accuracy as previous design
using Bernstein polynomials while the proposed Method-II achieves better performance.
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Figure 5.24: Simulation results of diﬀerent implementations for f(x).
Table 5.5 presents hardware complexity comparison for diﬀerent stochastic imple-
mentations of f(x). Architectures are implemented using 65nm libraries and synthesized
using Synopsys Design Compiler. The operating conditions for each implementation are
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Table 5.4: Output mean absolute error (MAE) of two proposed implementations and
previous implementation using Bernstein polynomials for f(x).
Implementation Method-I Method-II Bernstein polynomials [5]
MAE 0.0118 0.0089 0.0106
speciﬁed by a supply voltage of 1.00 V and a temperature of 25 degree Celsius. The
clock frequency is given by 100MHz. All SNGs which are used to generate the input
signal and stochastic constants are included in our synthesis for these proposed designs
and the implementation using Bernstein polynomials. It is shown that the ﬁrst method
requires more hardware complexity than the two other implementations since a unipo-
lar subtractor is used in this design. Compared to the implementation using Bernstein
polynomials, the computation of f(x) based on factorization leads to less hardware
complexity, power consumption and shorter critical path.
Table 5.5: Synthesis results for diﬀerent stochastic implementations of f(x).
Implementation Method-I Method-II Bernstein polynomials [5]
Area (μm2) 1272 807 1003
Critical Path (ns) 3.5485 2.7357 2.8885
Power (μW ) 7.1406 4.9817 6.1410
5.4.2 Complex arithmetic functions based on stochastic polynomial
computations
This section illustrates implementation of complex functions using polynomial ap-
proximations based on Taylor series expansion. It is known that a complex arithmetic
function g(x) can be described by Taylor series as follows:
g(x) =
∞∑
n=0
g(n)(a)
n!
(x− a)n. (5.54)
Stochastic complex arithmetic functions are implemented based on Taylor series by using
proposed approaches for polynomial computation. Consider the following function (from
[53]):
g(x) = 4x2log(x+ 0.1) + 0.53 (5.55)
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The 5th-order Taylor polynomial at x = 0.5 is given by:
g(x) ≈ 0.0192− 0.3766(x− 0.5) + 3.2345(x− 0.5)2 + 2.6543(x− 0.5)3 − 1.3117(x− 0.5)4
+ 1.0288(x− 0.5)5
= 0.5701− 0.6430x− 4.0006x2 + 7.8498x3 − 3.8838x4 + 1.0288x5 (5.56)
A stochastic implementation of g(x) can be obtained by using Method-I to compute
the Taylor polynomial. The transformed polynomial is given by:
g(x) ≈ (0.5701 + 7.8498x3 + 1.0288x5)− (0.6430x+ 4.0006x2 + 3.8838x4). (5.57)
Two sums are computed using multiplexers and the ﬁnal result is generated from a
stochastic subtractor.
The stochastic g(x) can also be implemented using Method-II with factorization.
The factorized g(x) is described as follows:
g(x) ≈ (1 + 3x)(1− 0.5594x+ 0.1867x2)(1− 3.5736x+ 3.2172x2). (5.58)
Polynomial Roots are given by r1 = −0.3328, r2,3 = 1.4984 ± 1.7640i and r4,5 =
0.5554 ± 0.0486i. The ﬁrst order factor is implemented using a multiplexer. Then
the corresponding factor (1−0.5594x+0.1867x2) can be simply implemented using two
levels of NAND gates as shown in Fig. 5.14. Complex roots r4 and r5 are located in the
region discussed in Section 5.3.6. The corresponding factor (1− 3.5736x+ 3.2172x2) is
implemented as shown in Fig. 5.19. Note that a stochastic subtractor is required. The
ﬁnal result is generated by a 3-input AND gate performing multiplication.
Simulation results of the proposed implementations are shown in Fig. 5.25. The
output MAE is given in Table 5.6 for proposed implementations and previous imple-
mentations using Bernstein polynomials. x is given by 0:0.01:1. 1000 Monte Carlo
runs were performed for each data point. The length of stochastic bit streams is 1024.
Implementations using Bernstein polynomials are considered as references and error
results are obtained from [53]. The proposed implementations have same accuracy as
the Bernstein-II implementation and signiﬁcantly better performance compared to the
Bernsterin-I implementation.
Table 5.7 presents hardware complexity comparison for diﬀerent stochastic imple-
mentations of g(x). We used 65nm library for synthesis while FreePDK45 library was
130
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
x
y=
g(
x)
 
 
The theoretical result
Method−I
Method−II
Figure 5.25: Simulation results of the proposed implementations for g(x).
Table 5.6: Output mean absolute error (MAE) of diﬀerent stochastic implementations
of g(x).
Implementation Method-I Method-II Bernstein-I [5] Bernstein-II [53]
MAE 0.0163 0.0101 0.0251 0.0103
used for Bernstein polynomial implementations in [53]. Therefore, results of Bernstein-I
and Bernstein-II from [53] are scaled by K2, where K is given by 65nm/45nm. Two
proposed implementations have same hardware complexity since a unipolar subtractor is
required for both designs. Compared to implementations using Bernstein polynomials,
the hardware complexity of proposed designs is reduced by more than 50%. This is ex-
plained by the fact that proposed designs only need a 5th-order Taylor polynomial for
stochastic implementation of g(x) whereas Bernstein polynomials with degree-12 and
degree-6 are required for Bernstein-I and Bernstein-II implementations, respectively.
Table 5.7: Hardware complexity for diﬀerent stochastic implementations of g(x).
Implementation Method-I Method-II Bernstein-I [5] Bernstein-II [53]
Area (μm2) 1651 1627 2370 1655
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Consider the stochastic implementation of the exponential function e−3x. The 9th-
order Maclaurin polynomial is factorized as follows:
e−3x ≈1− 3x+ 9x
2
2
− 9x
3
2
+
27x4
8
− 81x
5
40
+
81x6
80
− 243x
7
560
+
729x8
4480
− 243x
9
4480
=(1− 0.9x)(1 + 0.474x+ 0.264x2)(1− 0.118x+ 0.465x2)
(1− 0.904x+ 0.643x2)(1− 1.552x+ 0.766x2).
The stochastic implementation is shown in Fig. 5.26(a). In this ﬁgure, n1 computes
(1− 0.9x). The node n2 computes (1+0.474x+0.264x2)/(1+0.474+0.264). The node
n3 computes (1−0.904x(1−0.7113x)) = (1−0.904x+0.643x2). The node n4 computes
(1 − 1.552x + 0.766x2), where a1 = 1.552 and b1 = 0.766. The node n5 computes
(1− 0.118x+ 0.465x2)/(1− 0.118 + 0.465), where a2 = 0.118 and b2 = 0.465. The ﬁnal
result is scaled by 1/(1 + 0.474 + 0.264)(1− 0.118 + 0.465) = 0.4272.
Alternatively, the stochastic e−3x can be implemented using the method proposed in
Section 5.2.2, where all positive parts and negative parts are added and then subtracted
using the unipolar subtractor based on division. The 9th-order Maclaurin polynomial
is transformed as follows:
e−3x ≈ (1 + 9x
2
2
+
27x4
8
+
81x6
80
+
729x8
4480
)︸ ︷︷ ︸
Q(x)
− (3x+ 9x
3
2
+
81x5
40
+
243x7
560
+
243x9
4480
)︸ ︷︷ ︸
R(x)
.
Q(x) and R(x) are implemented using multiplexers, where Q(x) is scaled by 1/(1+9/2+
27/8+81/80+729/4480) ≈ 1/10 and R(x) is scaled by 1/(3+9/2+81/40+243/560+
243/4480) ≈ 1/10. Notice that no scaling is involved for the unipolar subtraction.
Therefore, the ﬁnal computational result is scaled by 1/10.
The simulation results of both implementations are shown in Fig. 5.26(b), where
results are scaled up for the comparison with the objective function. The input is given
by 0:0.01:1. The length of bit streams in the simulation is 1024 and 1000 runs were
performed for each data point. It is shown that the factorization method obtains better
performance than the method using subtraction.
5.4.3 Comparison with the STRAUSS implementation
In [51] and [52], a spectral transform approach (STRAUSS) was proposed to synthe-
size stochastic circuits. In this section, we conducted experiments in performance and
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Figure 5.26: (a) The stochastic implementation using the factorization method and (b)
simulation results for e−3x.
hardware complexity test for our proposed method and the spectral transform approach.
Consider the objective polynomial p1(x) = 0.4375 − 0.25x − 0.1875x2, where 0 ≤
p1(x) ≤ 1 given x ∈ [0, 1]. The stochastic implementation based on our proposed
factorization method is shown in Fig. 5.27(a), where the polynomial p1(x) is factorized
as follows:
p1(x) = 0.4375− 0.25x− 0.1875x2 = 0.4375(1− x)(1 + 3
7
x) (5.59)
The stochastic implementation using the spectral transform is shown in Fig. 5.27(b). In
this implementation, the non-linear function p1(x) is ﬁrst converted into a multi-linear
polynomial pˆ1(x) = 0.4375 − 0.125(x1 + x2) − 0.1875x1x2. Since four iterations are
required to in the step 4 of the algorithm proposed in [51], 4 auxiliary inputs r1, r2, r3
and r4 are needed for the implementation. Those four auxiliary inputs are generated
by a 4-bit LFSR as shown in Fig. 5.27(b). More details of the implementation method
can be found in [51] [52].
In our simulations, x is given by 0:0.01:1. 1000 Monte Carlo runs were performed
for each data point. The length of stochastic bit streams is 1024. SNG blocks with
10-bit LFSR are used to generate bit streams for constants and the input. Simulation
results of stochastic implementations for p1(x) using the proposed factorization method
and the spectral transform approach are presented in Table 5.8.
In Table 5.8, the STRAUSS (4-bit LFSR) corresponds to the implementation with
133
MUX
1
0
y
1
7/10
D
x
(a)
y
x1x2
r1 r2 r3 r4
LFSR
(b)
Figure 5.27: The stochastic implementations of p1(x) using (a) our proposed factoriza-
tion method and (b) the spectral transform approach.
Table 5.8: Output mean absolute error (MAE) of diﬀerent stochastic implementations
of p1(x).
Implementation Factorization STRAUSS (4-bit LFSR) STRAUSS (10-bit LFSR)
MAE 0.0025 0.0964 0.0104
4-bit LFSR as shown in Fig. 5.27(b). To make a fair comparison, the simulation result of
the STRAUSS implementation with 10-bit LFSR is also presented in Table 5.8. Notice
that in the 10-bit implementation, only four bits of the 10-bit LFSR are used. It is shown
that the proposed method outperforms the STRUSS with 4-bit LFSR signiﬁcantly and
is slightly more accurate than the STRUSS with 10-bit LFSR. Moreover, notice that in
the given example p1(x), coeﬃcients are all in the format of a fraction
m
16 , where m is
an integer number and 0 < m ≤ 16. If these coeﬃcients were arbitrary values rather
than in the speciﬁc format, the performance of the spectral transform approach would
be further degraded. More rounding error would be introduced since the resolution of
polynomial coeﬃcients is 12m given m auxiliary inputs (m = 4 in this example). The
accuracy is improved by increasing the length of LFSR while the design complexity also
increases.
Table 5.9 shows hardware complexity of diﬀerent implementations of p1(x). The
area of the Bernstein implementation is presented as a reference. Architectures are
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implemented using 65nm libraries and synthesized using Synopsys Design Compiler. It
is shown from the table that the STRAUSS implementation with 4-bit LFSR requires
less hardware resources than our proposed factorization method while the STRAUSS
10-bit LFSR introduces more hardware complexity.
Table 5.9: Hardware complexity for diﬀerent stochastic implementations of p1(x).
Implementation Factorization STRAUSS (4-bit) STRAUSS (10-bit) Bernstein
Area (μm2) 402 356 464 786
5.5 Comparison of polynomial computations using unipo-
lar and bipolar format
Given the same bit stream length, the precision of the unipolar format is twice that
of the bipolar format, since the range of bipolar format ([−1, 1]) is twice that of the
unipolar format ([0, 1]). Consider a simple example illustrated in Section 5.4.2 of the
manuscript:
f1(x) =
1
4
+
9
8
x− 15
8
x2 +
5
4
x3.
By using the factorization method, the unipolar implementation does not require
any subtraction since no root of f1(x) = 0 is located in the area shown in Fig. 5.13(f)
in the manuscript. The unipolar implementation is shown in the Fig. 5.28(a) below.
The bipolar implementation can be obtained using three multiplexers as shown in the
Fig. 5.28(b) below. S1, S2 and S3 are given by S1 =
1/4
1/4+9/8 , S2 = S2 =
15/8
15/8+5/4
and S3 =
1/4+9/8
1/4+9/8+15/8+5/4 . We can observe that the unipolar implementation is less
complex than the bipolar implementation since less multiplexers are required and the
multiplication is implemented using AND gates in unipolar unlike XNOR gates in bipo-
lar. All constant coeﬃcients in two designs shown in Fig. 5.28 are generated using
diﬀerent SNGs. Notice that there are both three coeﬃcients in these two implementa-
tions. The overheads in terms of hardware complexity for coeﬃcient generation are the
same. The performance of two implementations is described by simulation
results shown in the Fig. 5.29 and Table 5.10. In our simulations, inputs were given as
0:0.01:1 and 1000 simulations were performed for each sample. Notice that for all sim-
ulations in this section, stochastic bit streams are generated using SNGs with a 10-bit
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Figure 5.28: The stochastic implementations of f1(x) using (a) unipolar format, and
using (b) bipolar format.
LFSR. It is shown the performance of the unipolar implementation is better than the
bipolar implementation.
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Figure 5.29: Simulation results of unipolar and bipolar implementations for f1(x).
Table 5.10: The signal-to-error ratio (SER) in dB for unipolar and bipolar implemen-
tations of f1(x).
Implementation Unipolar Bipolar
SER (dB) 49.50 33.39
Consider another example which is extremely diﬃcult for both unipolar and bipolar
implementations:
f2(x) = 59.2x
4 − 118.7x3 + 74.9x2 − 15.4x+ 1.
The unipolar implementation is shown in Fig. 5.30(a), where subtraction is required s-
ince after factorization there are complex roots located in the region shown in Fig. 5.13(f)
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in the manuscript. The factorized polynomial is given by f2(x) = 59.2(x
2 − 0.3044x +
0.0233)(x2−1.7x+0.7236). Two second-order factors (x2−0.3044x+0.0233) and (x2−
1.7x+0.7236) can be implemented using unipolar format without scaling. Therefore, the
scaling of unipolar implementation is 1/59.2. The bipolar implementation is similar to
the circuit diagram shown in Fig. 5.28(b) except one more multiplexer is needed. The
scaling of bipolar implementation is given by 1/(59.2+118.7+74.9+15.4+1)=1/269.2.
Notice that 1024-bit sequences are used in our simulation. The scaling of bipolar imple-
mentation implies that only 4 out of 1024 bits are eﬀective and this leads to functional
failure as shown in Fig. 5.30(b).
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Figure 5.30: (a) The stochastic implementation of f2(x) based on the unipolar format,
and (b) simulation results of unipolar and bipolar implementations for f2(x).
Therefore, we make several conclusions from these examples above for the unipolar
and bipolar implementation of polynomials:
(1) As shown in example 1, by using the factorization method, the unipolar implemen-
tation is less complex than the bipolar implementation in some cases. This shows that
although the bipolar implementation is straightforward, it does not necessarily lead to
less complex design than the unipolar implementation.
(2) Only for some special cases, where complex roots are located in the region shown
in Fig. 5.13(f) in the manuscript, the unipolar subtraction is required for the unipolar
implementation. Although in this situation the bipolar implementation is less complex
than the unipolar implementation, the bipolar implementation functionally fails due to
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the scaling issue, as illustrated in the example 2. However, the reasonable approxima-
tion can be obtained by the unipolar implementation.
(3) For all situations, the unipolar implementation outperforms the bipolar implemen-
tation.
5.6 Conclusions
This chapter presents two approaches to compute polynomials in unipolar stochas-
tic logic. The ﬁrst implementation requires a stochastic subtractor. The second design
is based on factorization. Moreover, stochastic implementations of complex arithmetic
functions based on Taylor series and proposed polynomial computations are presented.
Compared to previous designs using Bernstein polynomials, the proposed architectures
achieve better accuracy and less hardware complexity. Various applications of the tech-
niques presented in this paper to implement computation of polynomials have been
presented in [54]. Another approach to computing a restricted class of polynomials
using Horner’s rule has been presented in [55].
Chapter 6
Machine Learning
In this chapter, we consider the stochastic implementation of machine learning classi-
ﬁers. First, it is shown that the linear support vector machine (SVM) can be implement-
ed using stochastic inner-product. The number of stochastic number generator (SNG)
is minimized to reduce the hardware complexity. The artiﬁcial neural network (ANN)
classiﬁer is implemented using stochastic inner-product and hyperbolic tangent function
based on ﬁnite-state machine (FSM) based architectures. Second, a data-oriented lin-
ear transform for input data is proposed to improve the accuracy of classiﬁcation using
stochastic logic. This approach leads to full utilization of the range of bipolar stochastic
representation ([-1,1]). The performance of stochastic linear SVM can be improved by
the proposed method while it is not always true for ANN classiﬁer due to its multiple
layers and non-linearity. Third, the proposed methods are validated using classiﬁers for
seizure prediction from electroencephalogram (EEG) signals for two subjects from the
Kaggle seizure prediction contest [33]. Comparisons in terms of accuracy and synthesis
results are presented for conventional binary implementation and proposed stochastic
designs.
We also discuss the stochastic implementation of RBF kernel in this chapter. First,
an architecture with both input and output in bipolar format is proposed. The computa-
tion of RBF kernel is comprised of the squared Euclidean distance and the exponential
function. In this proposed design, both components are implemented in bipolar for-
mat. The squared Euclidean distance is computed using multiple levels of multiplexers,
where the number of SNGs is minimized. The bipolar exponential function is designed
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based on the ﬁnite state machine (FSM) method. Second, we propose an implemen-
tation of RBF kernel with bipolar input and unipolar output. In this implementation,
the squared Euclidean distance is computed with bipolar input and unipolar output.
The exponential function is implemented in unipolar format, where factorization and
Horner’s rule are performed for the Maclaurin expansion of exponential function. The
proposed designs are simulated using electroencephalogram (EEG) signals for one sub-
ject from the Kaggle seizure prediction contest [33]. Comparisons in terms of accuracy
are presented for two proposed architectures.
6.1 Background of Machine Learning Classiﬁers
In machine learning, a support vector machine (SVM) is a discriminative classiﬁer
formally deﬁned by a separating hyperplane [56]. Based on the diﬀerent kernel functions,
SVM family can be divided into two categories: linear classiﬁcation and non-linear
classiﬁcation. For the linear SVM, the decision is made based on a linear kernel function:
K(x) = w · x+ b, (6.1)
where x represents the input vector, which describes extracted features from original
data. Parameters w and b are trained from training data, where w stands for weights
and b represents the bias. As shown in Fig. 6.1, two classes of data are separated by
two parallel hyperplanes: w ·x+ b = 1 and w ·x+ b = −1. The training objective is to
maximize distance ( b||w||) between the data separated by hyperplanes. In classiﬁcation,
decisions are made based on the comparison between computational results of the kernel
and a threshold value.
For the non-linear SVM, the kernel function is changed from inner-product to non-
linear functions by applying kernel trick [57] to maximum-margin hyperplanes. Some
common kernels include:
Polynomial: K(xi,xj) = (xi · xj)d,
Gaussian radial basis function: K(xi,xj) = e
−γ||xi−xj ||2 ,
Hyperbolic tangent: K(xi,xj) = tanh(βxi · xj + c).
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Figure 6.1: SVM classiﬁer with linear kernel to maximize hyperplane margin.
In these equations above, K represents the kernel of SVM classiﬁer. The input vector
and support vectors are represented by xi and xj , respectively. All other parameters
including d, γ, β and c are obtained from the training process.
In machine learning, artiﬁcial neural networks (ANNs) are a family of models in-
spired by biological neural networks and are used to estimate or approximate functions
that can depend on a large number of inputs and are generally unknown. Fig. 6.2
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Figure 6.2: An artiﬁcial neural network (ANN) model.
shows a typical ANN classiﬁer. The network is in layers, which are made up of a number
of interconnected nodes (neurons) which contain an activation function (Θ). Patterns
are presented to the network via the input layer, which communicates to one or more
hidden layers where the actual processing is done via a system of weighted connections
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(w). The hidden layers then link to an output layer where the answer is output. Assume
that the overall function is described as f(x) recursively, which is given by:
f(x) = Θ(
∑
i
wigi(x)). (6.2)
Notice that gi represents results from the previous hidden layer and for the ﬁrst hidden
layer, g0 simply corresponds to the input vector x. The activation function Θ is a
threshold function and is usually implemented using a non-linear hyperbolic tangent
function (tanhx) as shown in Fig. 6.3.
+1
-1
hard threshold
tanh
linear
Figure 6.3: The thresholding using various functions.
6.2 Stochastic Implementation of linear SVM classiﬁer
Machine learning classiﬁcation includes two processes: training and testing. Our pro-
posed stochastic implementation of classiﬁers is focused on the testing process. There-
fore, we assume that all required parameters generated from the training process are
already known. Given input data, our objective is to design stochastic classiﬁers which
perform classiﬁcation testing.
6.2.1 The Architecture of Stochastic Implementaion
Consider the linear SVM classiﬁer. Given input testing data x and trained weight
vector w, the stochastic implementation of linear SVM classiﬁer is shown in Fig. 6.4.
The computational kernel K(x) = w · x+ b is implemented using stochastic inner-
product [30]. Assume that there are 4 features in given input data, namely the dimension
142
1
0
M
U
X
1
0
M
U
X
>??
y
>??
>??
>??
>
>
??
??
1
0
M
U
X
>??
??
RNG
RNG
RNG
??
??
??
1
0
M
U
X
>
RNG
??
??
??
??
??
Figure 6.4: The stochastic implementation of linear SVM kernel.
of the input vector x is 4, where x = {x1, x2, x3, x4}. Then the corresponding weight
vector is described as w = {w1, w2, w3, w4}. In this implementation, the multiplexer
is used to perform addition and the XNOR gate is used to perform multiplication.
Selecting signals of multiplexers are described as follows:
s1 =
|w1|
|w1|+ |w2| (6.3)
s2 =
|w3|
|w3|+ |w4| (6.4)
s3 =
|w1|+ |w2|
|w1|+ |w2|+ |w3|+ |w4| (6.5)
s5 =
|w1|+ |w2|+ |w3|+ |w4|
|w1|+ |w2|+ |w3|+ |w4|+ |b| (6.6)
In Fig. 6.4, input features xi and pre-calculated coeﬃcients si are described in binary
representation. Stochastic bit streams representing these signals are generated using
SNGs, which are comprised of RNGs and binary comparators. Notice that all stochastic
bit streams for input signal xi’s are generated using one single RNG. This leads to
correlation among sequences representing input signals. However, it is known that
unlike the correlation between the selecting signal and input signals, the correlation
between input signals does not degrade the performance of stochastic additions [37].
Therefore, we only need to ensure diﬀerent RNGs are used to generate bit streams for
input signals and selecting signals. Moreover, note that the computational results of
multiplexers in the same level are used as inputs for the next level of multiplexers. Then
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these computational results can be correlated since the correlation does not aﬀect the
computation in the next level. Therefore, to reduce the hardware complexity, we use one
RNG for the stochastic number generation for all selecting signals of multiplexers in the
same level. We can conclude that the number of required RNG in our implementation
is determined by the levels of multiplexers. Compared to the design using separated
SNGs for multiplexers[30], the proposed design with sharing RNGs reduces hardware
complexity signiﬁcantly, since the SNG is the major source of area consumption (more
than 90%) in stochastic logic.
In Fig. 6.4, ai’s (1 ≤ i ≤ 4) represent signs of wi’s. Given wi > 0, ai = 1. Otherwise,
ai = 0. The sign of b is represented by a5. The computational results of internal nodes
and the ﬁnal output are given as follows:
n1 =
w1x1 + w2x2
|w1|+ |w2| (6.7)
n2 =
w3x3 + w4x4
|w3|+ |w4| (6.8)
n3 =
w1x1 + w2x2 + w3x3 + w4x4
|w1|+ |w2|+ |w3|+ |w4| (6.9)
y =
w1x1 + w2x2 + w3x3 + w4x4 + b
|w1|+ |w2|+ |w3|+ |w4|+ |b| (6.10)
Finally, to make a decision, the stochastic output y is converted to binary representation
and is compared with a threshold value.
6.2.2 EEG Signal Classiﬁcation using Stochastic Linear SVM
In this subsection, the stochastic linear SVM is tested based on the application
of seizure diagnosis using EEG signals. A data-oriented optimization is proposed to
improve the accuracy of the classiﬁcation using stochastic linear SVM. We present com-
parisons in terms of accuracy and synthesis results between our proposed stochastic
implementation and conventional binary implementation.
seizure prediction using EEG signal classiﬁcation
An experiment is performed to predict seizures for epileptic patients [58] using s-
tochastic logic. Given EEG signals of one patient, the objective is to predict occurrence
of a seizure for the patient. Seizure prediction can be viewed as a binary classiﬁcation
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problem where one class consists of preictal signals corresponding to the signal right
before an occurrence of the seizure, and the other class consists of normal EEG signal-
s, also referred as interictal signals. The whole procedure of seizure prediction using
machine learning method consists of three steps as shown in Fig. 6.5.
Feature 
Extracton Train
Features Trained 
parameters Test
Features
Out
Figure 6.5: The whole procedure of seizure prediction using machine learning method.
First, features are extracted from original EEG signals. Second, classiﬁer parame-
ters are trained using features extracted from training data. Third, testing process is
performed to predict whether a patient has a seizure or not based on trained classiﬁers
and given testing data. The original EEG signals are taken from the dataset from the
recent American Epilepsy Society Seizure Prediction Challenge database [33] [58]. In
our test, two groups of data are considered. EEG signals of two patients were sampled
from 16 electrodes at 400 Hz, and recorded voltages were referenced to the group aver-
age. Features used in our design are spectral power ratios of selected subbands of EEG
signals captured from selected electrodes [59]. The details of feature extraction can be
found in [60]. In our test, four features are extracted for the ﬁrst patient while ﬁve fea-
tures are extracted for the second patient. Assume that step 1 and step 2 of the seizure
prediction procedure are done. It means that features of data and classiﬁer parameters
are known. We focus on the step 3 (testing) using the stochastic implementation of
linear SVM.
For data from the ﬁrst patient with 4 features, the testing data include 10244 samples
and each sample is a vector with 4 elements (x = {x1, x2, x3, x4}). Notice that the
bipolar stochastic logic requires the range of [−1, 1] for input signal. To this end, each
sample needs to be scaled separately using l1 scaling [27] as follows:
x ⇐ x
xmax
, (6.11)
where xmax represents the maximum magnitude of the input data. Accordingly, the bias
also needs to be scaled as b/xmax. The linear SVM classiﬁer is used to test whether there
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is a seizure or not. The stochastic linear SVM is implemented using the circuit diagram
shown in Fig. 6.4. The computational result is given in a scaled version: y/xmax. The
threshold value for this application is zero. In our simulation, the length of stochastic
bit stream is 1024 and the RNG is implemented using a 10-bit LFSR. The testing results
are described using confusion matrices, which are presented in Table 6.1 and Table 6.2
for conventional binary implementation and the stochastic implementation, respectively.
In a confusion matrix, TP, FN, FP and TN represent numbers of samples which are
true positive, false negative, false positive and true negative, respectively. The metrics
shown in the table to measure the performance of classiﬁcation are deﬁned as follows:
True Positive Rate (TPR) or Sensitivity =
TP
TP + FN
True Negative Rate (TNR) or Speciﬁcity =
TN
FP + TN
Positive Predictive Value (PPV) or Precision =
TP
TP + FP
Negative Predictive Value (NPV) =
TN
TN + FN
Accuracy (ACC) =
TP + TN
TP + FP + FN + TN
Notice that the larger these values are, more accurate the classiﬁcation is.
Table 6.1: The confusion matrix of classiﬁcation for patient-1 (4-features) using con-
ventional binary linear SVM (16-bit ﬁxed point implementation).
Predicted
Positive Negative
Actual Positive TP=4725 FN=488 TPR=0.9064
Class Negative FP=872 TN=4159 TNR=0.8266
ACC=0.8672 PPV=0.8442 NPV=0.8950
Table 6.2: The confusion matrix of classiﬁcation for patient-1 (4-features) using stochas-
tic linear SVM with l1 scaling for input data.
Predicted
Positive Negative
Actual Positive TP=4694 FN=519 TPR=0.9004
Class Negative FP=1272 TN=3759 TNR=0.7472
ACC=0.8252 PPV=0.7868 NPV=0.8787
146
In Table 6.1, the classiﬁcation results, which are considered as ideal results in our
test, are generated using a 2’s complement SVM with 16-bit ﬁxed point representation.
Notice that the accuracy of the model is 0.8672 and can not classify the dataset per-
fectly. Comparing the accuracy results from Table 6.1 and Table 6.2, we can see that
stochastic linear SVM has slight precision loss compared to the conventional binary
implementation.
Tests were also performed for data with 5 features from the second patient. The
stochastic implementation of the linear SVM is similar to the design for 4 features as
shown in Fig. 6.4. The only diﬀerence is that one more multiplexer is required since
the size of input vectors increases from 4 to 5. One RNG is used for each level of
multiplexers. The l1 scaling is also performed for both input data and the bias. There
are 11381 samples in the dataset from patient-2. Confusion matrices of classiﬁcations
for patient-2 are presented in Table 6.3 for conventional linear SVM and in Table 6.4
for stochastic linear SVM.
Table 6.3: The confusion matrix of classiﬁcation for patient-2 (5-features) using con-
ventional binary linear SVM (16-bit ﬁxed point implementation).
Predicted
Positive Negative
Actual Positive TP=5009 FN=381 TPR=0.9293
Class Negative FP=136 TN=5855 TNR=0.9773
ACC=0.9546 PPV=0.9736 NPV= 0.9389
Table 6.4: The confusion matrix of classiﬁcation for patient-2 (5-features) using stochas-
tic linear SVM with l1 scaling for input data.
Predicted
Positive Negative
Actual Positive TP=2541 FN=2850 TPR=0.4712
Class Negative FP=2756 TN=3234 TNR=0.5399
ACC=0.5073 PPV=0.4796 NPV=0.5315
As shown in Table 6.3, the classiﬁcation accuracy for the ideal case is 0.9546. From
the results in Table 6.3 and Table 6.4, it is observed that stochastic linear SVM leads
to signiﬁcant performance degradation in the classiﬁcation using data from patient-2,
compared to the conventional binary implementation.
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Optimization with linear transform for input data
Consider the proposed EEG signal classiﬁcation using stochastic linear SVM. Since
the bipolar stochastic logic requires numbers in the range of [−1, 1], the input data is
scaled by the maximum magnitude. However, the scaling degrades the performance of
stochastic classiﬁer due to the loss of precision. For example, consider the input data of
the ﬁrst patient in our test. The maximum magnitude is 4.1836 and the range of input
data is [−0.6452, 4.1836]. After scaling using the maximum magnitude, the range of
input data is changed to [−0.1542, 1], which means that 42% of the full range of bipolar
format ([−1, 1]) is not occupied and the precision is lost by 42%.
The l1 scaling of input data can be further optimized. First, we can scale each
feature separately instead of scaling the whole input using one maximum magnitude.
Second, the simple l1 scaling can be replaced by a linear transformation. Consider the
input data with 4 features from the ﬁrst patient as a 10244-by-4 matrix X. The number
of rows (10244) corresponds to the number of input data samples while the number of
features is represented by the column number. For the ﬁrst feature X1j , the linear
transformation is performed fpr all samples as follows:
X1j ⇐ 2(X1j −min(X1))
max(X1)−min(X1) − 1, for 1 ≤ j ≤ 10244, (6.12)
where min(X1) and max(X1) represent the minimum and maximum values of the ﬁrst
feature among all 10244 samples. After this linear transformation, the ﬁrst column of
the input matrix X is centered and the range of [−1, 1] is fully occupied. Then similar
linear transformations are performed for three other features. Recall that a data sample
is tested by computing y = X1jw1+X2jw2+X3jw3+X4jw4+ b. Therefore, elements of
the weight vector and the bias need to be transformed as follows to guarantee a correct
functionality:
w′i ⇐
max(Xi)−min(Xi)
2
· wi, for 1 ≤ i ≤ 4 (6.13)
b′ ⇐
4∑
i=1
max(Xi) + min(Xi)
2
· wi + b (6.14)
The optimized stochastic linear SVM testing is implemented based on the circuit
diagram shown in Fig. 6.4 and the transformed X, w′ and b′. In our simulation, this
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data-oriented optimization is applied for two datasets, which are used for the previous
testing without optimization. The confusion matrix of the classiﬁcation for patient-1
is presented in Table 6.5 while Table 6.6 shows the confusion matrix of the classiﬁca-
tion for patient-2. For patient-1, compare accuracy results in Table 6.5 with that in
Table 6.1 and Table 6.2. For patient-2, compare accuracy results in Table 6.6 with
that in Table 6.3 and Table 6.4. It is shown that for patient-1 the accuracy of EEG
classiﬁcation using stochastic linear SVM is improved by 3.88% by using the proposed
data-oriented optimization, and for patient-2 the accuracy is improved by 85.49% by
using the proposed data-oriented optimization. For both datasets, the performance of
stochastic classiﬁcation using linear transform for input data is close to the ideal result
from conventional design.
Table 6.5: The confusion matrix of classiﬁcation for patient-1 (4-features) using stochas-
tic linear SVM with linear transform for input data.
Predicted
Positive Negative
Actual Positive TP=4570 FN=643 TPR=0.8766
Class Negative FP=820 TN=4211 TNR=0.8370
ACC=0.8572 PPV=0.8479 NPV=0.8675
Table 6.6: The confusion matrix of classiﬁcation for patient-2 (5-features) using stochas-
tic linear SVM with linear transform for input data.
Predicted
Positive Negative
Actual Positive TP=4902 FN=489 TPR=0.9093
Class Negative FP=181 TN=5809 TNR=0.9696
ACC=0.9410 PPV=0.9643 NPV=0.9223
Hardware Complexity
The architectures are implemented using 32nm libraries and synthesized using Syn-
opsys Design Compiler. The length of the stochastic sequence is 1024 and all SNGs
including 10-bit LFSRs as RNGs are considered in our synthesis. The conventional bi-
nary linear SVM is implemented using 16-bit ﬁxed point representation. The bit-widths
of both implementations are consistent with tests for accuracy in Section 6.2.2. For the
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conventional binary design, the multiplication is implemented using the shift-and-add
multiplier to minimize the hardware complexity. The operating conditions for each im-
plementation are speciﬁed by a supply voltage of 1.05 V and a temperature of 25 degree
Celsius. The clock frequency is given by 0.5 GHz.
Table 6.7 shows synthesis results of various implementations of linear SVM for
dataset-1 with 4 features and dataset-2 with 5 features. Compared to conventional
binary implementation, hardware complexity, power consumption and critical path of
the proposed stochastic implementations are reduced signiﬁcantly.
Table 6.7: Synthesis results of conventional binary and stochastic linear SVM classiﬁers
for dataset-1 with 4 features and dataset-2 with 5 features.
Dataset-1 with 4 features
Implementations Area Power Critial Path
Conventional Binary 8287 μm2 203.0 μW 1.96 ns
Proposed Stochastic 1831 μm2 52.87 μW 0.93 ns
Dataset-2 with 5 features
Implementations Area Power Critial Path
Conventional Binary 10271 μm2 251.8 μW 1.99 ns
Proposed Stochastic 2230 μm2 63.96 μW 0.93 ns
6.3 Stochastic Implementation of ANN classiﬁer
6.3.1 The Architecture of Stochastic Implementation
Consider the general ANN module shown in Fig. 6.2. Assume that computational
kernels of a neuron include an inner-product and a tangent hyperbolic function as shown
in Fig. 6.6(a).
The inner-product w ·x+b is computed at node n1, where b is the bias. The tanhn1
is given at the node n2. Assume that there are 4 features for given input data. The
stochastic implementation of a neuron is shown in Fig. 6.6(b). The stochastic inner-
product is the same as the circuit shown in Fig. 6.4. Due to the scaled addition, the
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Figure 6.6: (a) Computation kernels in a neuron implemented in conventional binary
implementation and (b) in stochastic logic.
computational result of node n′1 is a scaled version of n1:
n′1 =
w1x1 + w2x2 + w3x3 + w4x4 + b
|w1|+ |w2|+ |w3|+ |w4|+ |b| . (6.15)
In the stochastic implementation, the tangent hyperbolic function is implemented
using the ﬁnite-state machine (FSM) method [1]. The state transition diagram of the
FSM implementing the stochastic tanh(G2 x) function is shown in Fig. 6.7, where G is
the number of states in the FSM. Such an FSM can be implemented using an
S0 S1 SG/2-1 SG/2 SG-2 SG-1
x
x' x' x' x' x' x' x'
x x x x x x
x'
...
x
... ......
y=0 y=1
Figure 6.7: The state transition diagram of the FSM implementing the stochastic
tanh(G2 x).
up and down saturate counter. The detail of the implementation and analysis can be
found in [31].
Notice that the computational result generated at node n′1 is a scaled version of
the original value at node n1. However, the ﬁnal output of a neuron implemented
in stochastic logic is the same as the output of conventional implementation. This is
because tanh(G2 x) is implemented in stochastic logic instead of the original tanh(x).
The number of states in FSM is determined by the scaling at node n′1 as follows:
G = round(2(|w1|+ |w2|+ |w3|+ |w4|+ |b|)), (6.16)
which is rounded to the nearest integer. In this case, considering the whole ANN, no
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scaling from previous layer aﬀects the computation of the next layer, since the output
generated at node n2 in stochastic computation is the same as the ideal case.
6.3.2 EEG Signal Classiﬁcation using Stochastic ANN Classiﬁer
In this subsection, the stochastic ANN classiﬁer is tested based on the application
of seizure diagnosis using EEG signals. The linear transform of input data is tested
for classiﬁcations using ANN. We present comparisons in terms of accuracy and syn-
thesis results between our proposed stochastic implementation and conventional binary
implementation.
ANN for EEG signal classiﬁcation
Same as the classiﬁcation using linear SVM, two groups of data from two patients
are considered. There are 4 features in the data from the ﬁrst patient and 5 features in
the data from the second patient. The ANN classiﬁer for these two datasets is shown
in Fig. 6.8.
Figure 6.8: The ANN classiﬁer for EEG signal classiﬁcation.
For both datasets, there is one hidden layer which contains ﬁve neurons with tan-
h threshold function. The stochastic implementation of the neurons are shown in
Fig. 6.6(b). The neuron in the output layer includes a linear threshold function y = x.
Then the stochastic implementation of this neuron is just an inner-product. The only
diﬀerence of ANN classiﬁers for two datasets is the size of the input vector, which leads
to diﬀerent numbers of multiplexers in inner-product modules.
In our test, l1 scaling for input data is performed for the proposed stochastic imple-
mentation as described by equation (6.11). The threshold for the ﬁnal classiﬁcation is
zero. The length of stochastic bit stream is 213 = 8192 and the RNG is implemented
using a 13-bit LFSR. The length of sequences is increased from 1024-bit since more
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precision is required for multiple layers and neurons in ANN compared to the linear
SVM. For data from patient-1 with 10244 samples, simulation results are presented in
confusion matrices as shown in Table 6.8 and Table 6.9 for conventional binary imple-
mentation and the stochastic implementation, respectively.
Table 6.8: The confusion matrix of classiﬁcation for patient-1 (4-features) using con-
ventional binary ANN with 16-bit ﬁxed point implementation.
Predicted
Positive Negative
Actual Positive TP=4652 FN=561 TPR=0.8923
Class Negative FP=1219 TN=3812 TNR=0.7577
ACC=0.8262 PPV=0.7924 NPV=0.8717
Table 6.9: The confusion matrix of classiﬁcation for patient-1 (4-features) using stochas-
tic ANN with l1 scaling for input data.
Predicted
Positive Negative
Actual Positive TP=4765 FN=448 TPR=0.9141
Class Negative FP=834 TN=4197 TNR=0.8343
ACC=0.8749 PPV=0.8510 NPV=0.9036
Table 6.10: The confusion matrix of classiﬁcation for patient-1 (4-features) using s-
tochastic ANN with linear transform for input data.
Predicted
Positive Negative
Actual Positive TP=3307 FN=1906 TPR=0.6343
Class Negative FP=667 TN=4364 TNR=0.8674
ACC=0.7487 PPV=0.8322 NPV=0.6960
In Table 6.8, the classiﬁcation results, which are considered as ideal results in our
test, are generated using a 2’s complement ANN with 16-bit ﬁxed point representation.
Notice that the accuracy for the ideal case is 0.8262, where the error is from the model.
Comparing the accuracy results in Table 6.9 with that in Table 6.8, we can see that the
ACC of the proposed stochastic ANN is 0.8749, which is 5.89% more than the ACC of
conventional binary design. It can be explained by the fact that the error in the model
is partially canceled out by random ﬂuctuation from stochastic computing.
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For patient-2, the dataset includes 11381 samples. Confusion matrices of classiﬁ-
cations for patient-2 are presented in Table 6.11 for conventional binary ANN and in
Table 6.12 for stochastic ANN classiﬁer.
Table 6.11: The confusion matrix of classiﬁcation for patient-2 (5-features) using con-
ventional binary ANN with 16-bit ﬁxed point implementation.
Predicted
Positive Negative
Actual Positive TP=4484 FN=156 TPR=0.8319
Class Negative FP=907 TN=5834 TNR=0.9738
ACC=0.9066 PPV=0.8317 NPV=0.9739
Table 6.12: The confusion matrix of classiﬁcation for patient-2 (5-features) using s-
tochastic ANN with l1 scaling for input data.
Predicted
Positive Negative
Actual Positive TP=4499 FN=891 TPR=0.8346
Class Negative FP=1557 TN=4433 TNR=0.7399
ACC=0.7848 PPV=0.7429 NPV=0.8421
As shown in Table 6.11, the classiﬁcation accuracy for the ideal case is 0.9066. From
the results in Table 6.11 and Table 6.12, it is shown that stochastic ANN leads to
performance degradation in the classiﬁcation using data from patient-2, compared to
the conventional binary implementation.
Table 6.13: The confusion matrix of classiﬁcation for patient-2 (5-features) using s-
tochastic ANN with linear transform for input data.
Predicted
Positive Negative
Actual Positive TP=4444 FN=946 TPR=0.8245
Class Negative FP=780 TN=5210 TNR=0.8696
ACC=0.8483 PPV=0.8507 NPV=0.8463
Optimization with linear transform for input data
We performed the proposed linear transform for input data for stochastic implemen-
tation of ANN classiﬁer. The method is the same as that described in Section 6.2.2 for
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the classiﬁcation using linear SVM. Consider the computation of each neuron shown in
Fig. 6.6(b). X, w and b are transformed as described in equations (6.12), (6.13) and
(6.14). The number of states in the FSM-based tanh function (G) is determined by
the transformed w′ and b′ as given in equation (6.16). The same two datasets used in
previous tests are considered in our simulation. The diﬀerence of implementations for
two datasets is the size of input and parameter vectors.
The confusion matrix of the classiﬁcation for patient-1 is presented in Table 6.10
while Table 6.13 shows The confusion matrix of the classiﬁcation for patient-2. For
patient-1, compare accuracy results in Table 6.10 with that in Table 6.9. It is shown
that the accuracy of EEG classiﬁcation using stochastic ANN classiﬁer is reduced by
14.42% by using the proposed linear transformation for input data. For patient-2,
compare accuracy results in Table 6.13 with that in Table 6.12. It is shown that the
accuracy of EEG classiﬁcation using stochastic ANN is improved by 7.49% by using the
proposed data-oriented optimization. Therefore, we concluded that, unlike the linear
SVM, the improvement of performance for stochastic ANN classiﬁer is not guaranteed
by using the linear transform for input data. This is because the linear transform may
lead to large weight coeﬃcients (wi) and bias (b). The ANN with multiple layers and
neurons may suﬀer from precision loss due to large scaling. It is also explained by the
non-linearity introduced by hyperbolic tangent function in ANN classiﬁer.
Hardware complexity
The architectures are implemented using 32nm libraries and synthesized using Syn-
opsys Design Compiler. The length of the stochastic sequence is 8192 and all SNGs
including 13-bit LFSRs as RNGs are considered in out synthesis. The conventional
binary ANN is implemented using 16-bit ﬁxed point representation. The bit-widths of
both implementations are consistent with tests for accuracy in Section 6.3.2. For the
conventional binary design, the hyperbolic tangent function is implemented using Taylor
series expansion. The multiplication is implemented using a shift-and-add multiplier to
minimize the hardware complexity. The operating conditions for each implementation
are speciﬁed by a supply voltage of 1.05 V and a temperature of 25 degree Celsius. The
clock frequency is given by 0.5 GHz.
Table 6.14 shows synthesis results of various implementations of ANN classiﬁer for
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dataset-1 with 4 features and dataset-2 with 5 features. Compared to conventional
binary implementation, hardware complexity, power consumption and critical path of
the proposed stochastic implementation are reduced signiﬁcantly.
Table 6.14: Synthesis results of conventional binary and stochastic ANN classiﬁers for
dataset-1 with 4 features and dataset-2 with 5 features.
Dataset-1 with 4 features
Implementations Area Power Critial Path
Conventional Binary 78598 μm2 1698 μW 1.98 ns
Proposed Stochastic 6651 μm2 203.9 μW 1.05 ns
Dataset-2 with 5 features
Implementations Area Power Critial Path
Conventional Binary 89733 μm2 2120 μW 1.98 ns
Proposed Stochastic 7479 μm2 232.6 μW 1.74 ns
6.4 Computing RBF Kernel for SVM Classiﬁcation using
Stochastic Logic
Based on diﬀerent kernel functions, SVM classiﬁcation can be divided into two cat-
egories: linear and non-linear. For the linear SVM, the decision is made based on a
linear kernel function:
K(x) = wTx+ b, (6.17)
where x represents the input vector, which describes extracted features from original
data. Parameters w and b are obtained from training data, where w stands for weights
and b represents the bias. In classiﬁcation, decisions are made based on the comparison
between computational results of the kernel and a threshold value. For the non-linear
SVM, the kernel function is changed from inner-product to non-linear functions by
applying kernel trick [57] to maximum-margin hyperplanes. The Gaussian radial basis
function (RBF) kernel is given by:
K(x,x′) = e−γ||x−x
′||2 . (6.18)
156
where K represents the kernel of SVM classiﬁer. The input vector and support vectors
are represented by x and x′, respectively. In this paper, the parameter γ is given by
the reciprocal of the number of features.
6.4.1 Stochastic Implementation of RBF Kernel using Finite State
Machine
Machine learning classiﬁcation includes two processes: training and testing. Our
proposed stochastic implementations are focused on kernel computation during the test-
ing process. Therefore, we assume that all support vectors generated from the training
process are already known.
Consider the RBF kernel of SVM classiﬁer which is described by equation (6.18).
The stochastic implementation consists of two parts: the squared Euclidean distance
between input vectors and support vectors (||x − x′||2) and the exponential function.
Assume that the number of features for a dataset is 4. The objective kernel function is
given by
e−
||x−x′||2
4 . (6.19)
The ||x − x′||2 can be implemented using the architecture with multiple levels of
multiplexers as shown in Fig. 6.9.
The kernel computation is based on stochastic inner-product proposed in [30]. Since
there are 4 features in given input data, the dimension of the input vector x is 4, where
x = {x1, x2, x3, x4}. The support vector is described as x′ = {x′1, x′2, x′3, x′4}. In this
implementation, the multiplexer is used to perform addition and the XNOR gate is used
to perform multiplication. Notice that the probability of ones of select signals for all
multiplexers are 0.5. The computational result from the ﬁrst level multiplexer is
xi−x′i
2 .
At node ni,
(xi−x′i)2
4 is calculated. Then the ﬁnal output is given by:
w =
(x1 − x′1)2 + (x2 − x′2)2 + (x3 − x′3)2 + (x4 − x′4)2
16
=
||x− x′||2
16
(6.20)
which is a scaled version of ||x− x′||2. Notice that one-bit delay elements are required
to decorrelate stochastic sequences [3].
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Figure 6.9: The implementation of ||x−x
′||2
16 in stochastic logic.
In Fig. 6.9, input signals xi’s and x
′
i’s are described in binary representation. S-
tochastic bit streams representing these signals are generated using SNGs, which are
comprised of RNGs and binary comparators. Notice that all stochastic bit streams for
input signals are generated using one single RNG. This increases correlation among
sequences representing input signals. However, it is known that unlike the correlation
between the select signal and input signals, the correlation between input signals does
not degrade the performance of stochastic additions [37]. Therefore, we only need to
ensure diﬀerent RNGs are used to generate bit streams for input signals and select
signals.
Moreover, to reduce the hardware complexity, one SNG is used to generate select
signals for all multiplexers since the probability of ones is ﬁxed at 0.5. Note that the
computational results of multiplexers in the same level are used as inputs for the nex-
t level of multiplexers. Then these computational results can be correlated since the
correlation does not aﬀect the computation in the next level. Therefore, all multiplex-
ers in the same level share the same stochastic bit stream as select signals. One-bit
delay elements are used to decorrelate select signals for multiplexers at diﬀerent levels.
Compared to the design using separated SNGs for multiplexers[30], the proposed design
with RNG/SNG reusing reduces hardware complexity signiﬁcantly, since the SNG is
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the major source of area consumption (more than 90%) in stochastic logic.
The second part of the stochastic implementation of the objective kernel function
(6.19) is the exponential function. Notice that in equation (6.20), ||x − x′||2/16 is
computed by the stochastic implementation. Therefore, to compute ||x − x′||2/4 as
required in equation (6.19), we consider the implementation of e−4x using stochastic
logic. The stochastic exponential function is implemented using the ﬁnite-state machine
(FSM) method [8]. The state transition diagram of the FSM implementing e−2Gx in
stochastic logic is shown in Fig. 6.10, where the parameter G determines the number
of states with diﬀerent outputs. The output from state S0 to state SN−G−1 is one
while the output from SN−G to SN−1 is 0, where N is the total number of states in
the FSM. Notice that G  N needs to be satisﬁed for an accurate computation. In
our design, G is given by 2 since the objective function is e−4x. The total number of
states is given by N = 32. Such an FSM can be implemented using
S0 S1 SN-G-2 SN-G SN-1
x
x' x' x' x' x' x'
x x x x x
x'
...
x
... ......
y=1 y=0
SN-G-1
x'
x
Figure 6.10: The state transition diagram of the FSM implementing e−2Gx in stochastic
logic.
an up and down saturate counter. The input sequence x determines the FSM state
transition. The output sequence y is determined by the output of the FSM. The detail
of the implementation and analysis can be found in [31].
The whole architecture of stochastic RBF kernel is implemented by cascading the
circuit shown in Fig. 6.9 and the FSM shown in Fig. 6.10, where the output of multi-
level multiplexers is given as the input of the FSM implementation for the exponential
function. The ﬁnal output of the system is given by:
y = e−4w = e−4
||x−x′||2
16 = e−
||x−x′||2
4 . (6.21)
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6.4.2 Stochastic RBF Kernel based on format conversion
In the stochastic implementation of RBF kernel in Section 6.4.1, all stochastic bit
streams are interpreted in bipolar format. However, notice that the range of e−
||x−x′||2
4
is [0, 1]. It is possible to represent the kernel output in unipolar format, which is more
accurate than the bipolar format. Given the same word length, the precision of the
unipolar format is twice that of the bipolar format, since the range of bipolar format ([-
1,1]) is twice that of the unipolar format ([0,1]). The design of RBF kernel in stochastic
logic with unipolar output and implicit format conversion is proposed in this section.
The RBF kernel of SVM classiﬁer in equation (6.19) can be rewritten as follows:
e−
||x−x′||2
4 = e−
(x1−x′1)2+(x2−x′2)2+(x3−x′3)2+(x4−x′4)2
4
= e−
(x1−x′1)2
4 · e−
(x2−x′2)2
4 · e−
(x3−x′3)2
4 · e−
(x4−x′4)2
4 (6.22)
Consider the stochastic implementation of a scaled version of (xi − x′i)2 shown in
Fig. 6.11.
1
0
M
U
X D
wi
xi'
xi
0.5
Figure 6.11: The stochastic implementation of
(xi−x′i)2
4 .
Since the input is scaled to the range of [−1, 1], the bipolar format is required to
represent input signals. The output bit stream can be explained using unipolar format.
Assume that xi, x
′
i and wi denote values represented by bit streams while Pwi represents
the probability of ones for the output bit stream. If wi were deﬁned in bipolar format,
the computation result of the circuit shown in Fig. 6.11 would be given by:
wi =
(xi − x′i)2
4
(6.23)
⇒ 2Pwi − 1 =
(xi − x′i)2
4
(6.24)
⇒ Pwi =
(xi − x′i)2
8
+
1
2
(6.25)
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However, in this case, note that the output value is implicitly represented in the unipolar
format. Therefore, the output value is described as follows:
wi = Pwi =
(xi − x′i)2
8
+
1
2
, (6.26)
which is a scaled and shifted version of (xi − x′i)2.
Consider the following computation of exponential function:
e−2wi = e−2(
(xi−x′i)2
8
+ 1
2
) =
1
e
· e−
(xi−x′i)2
4 , (6.27)
which is a scaled version of the target function e−
(xi−x′i)2
4 . Notice that the 1/2 shifting
from the equation (6.26) leads to the scaling. Since in equation (6.27), wi is represented
in unipolar format, the correct implementation of the scaled target function requires
the stochastic implementation of e−2x with unipolar input and output.
The unipolar e−2x can be implemented based on the Maclaurin expansion [61]. The
expression for stochastic implementation is derived by factorizing and applying Horner’s
rule for the Maclaurin polynomial. Factorization is used to satisfy the constraint that
the magnitude of coeﬃcients in stochastic implementation is less than one. The Horner’s
rule is used to construct the format 1 − ax, which can be simply implemented using
a NAND gate in unipolar format. Notice that a ∈ [0, 1]. The 7th-order Maclaurin
polynomial is transformed as follows:
e−2x ≈ 1− 2x+ 4x
2
2!
− 8x
3
3!
+
16x4
4!
− 32x
5
5!
+
64x6
6!
− 128x
7
7!
(6.28)
= (1− 0.7249x)(1− 0.4143x+ 0.3612x2)
(1− 1.1445x+ 0.4810x2)(1 + 0.2837x+ 0.205x2) (6.29)
= (1− 0.7249x)(1− 0.4143x+ 0.3612x2)
(1− 0.8608x+ 0.3612x2 − 0.0982x3 + 0.0986x4) (6.30)
= (1− 0.7249x)(1− 0.4143x(1− 0.8718x))
(1− 0.8608x(1− 0.4196x(1− 0.2719x(1− x)))). (6.31)
Since not all coeﬃcients in (12) are less than one, factorization is used to derive (13).
The 2nd-order factors are generated due to complex roots of x. Notice that in polynomial
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(13), the coeﬃcient 1.1445 is greater than one and 1 + 0.2837x + 0.205x2 can not be
implemented using NAND gates in stochastic unipolar representation. Therefore, we
expand the last two 2nd-order factors to derive polynomial (14). The polynomial (15)
is obtained by applying Horner’s rule. Note that the coeﬃcient 0.0986 in (14) was
approximated to 0.0982 to avoid a coeﬃcient greater than one in (15).
The stochastic implementation of e−2x using the 7th-order Maclaurin polynomial
(15) is shown in Fig. 6.12. All coeﬃcients and the input are represented in stochastic
unipolar format.
x
D D
0.2719 0.4196
D
n1 n2 n3
0.8608
n4
D
0.4143
n50.8718
D
n6
D
0.7249
y
Figure 6.12: The circuit diagram of stochastic implementation of e−2x using the 7th-
order Maclaurin polynomial.
The output and internal nodes are given as follows:
n1 = 1− x
n2 = 1− 0.2719n1x
n3 = 1− 0.4196n2x
n4 = 1− 0.8608n3x
n5 = 1− 0.4143x(1− 0.8718x)
n6 = 1− 0.7249x
yi = n4n5n6
Then, equation (6.27) is implemented by cascading the circuit shown in Fig. 6.11
with the architecture shown in Fig. 6.12. Notice that inputs are in bipolar format while
the ﬁnal output is in unipolar format. The intermediate signal wi is used as the unipolar
input of the implementation for exponential function.
As shown in Fig. 6.13, the whole stochastic RBF kernel is implemented by multi-
plying four outputs yi from stochastic exponential function e
−2wi using an AND gate.
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Figure 6.13: The computation of the ﬁnal output for stochastic RBF kernel.
6.4.3 Test RBF Kernel of SVM classiﬁer based on EEG Signals
In this section, the stochastic RBF kernel of SVM classiﬁer is tested using features
extracted from EEG signals. We present comparisons in terms of accuracy between two
proposed designs.
The original EEG signals are taken from the dataset from the recent American
Epilepsy Society Seizure Prediction Challenge database [33] [58]. In our test, EEG
signals of one patient were sampled from 16 electrodes at 400 Hz, and recorded voltages
were referenced to the group average. Features used in our design are spectral power
ratios of selected subbands of EEG signals captured from selected electrodes [60]. In
our test, four features are extracted for the patient. Assume that support vectors are
already known from training process. We focus on the kernel computation in the testing
process.
The testing data include 10244 samples and each sample is a vector with 4 elements
(x = {x1, x2, x3, x4}). Notice that the bipolar stochastic logic requires the range of
[−1, 1] for input signal. To this end, each sample needs to be scaled separately using l1
scaling [27] as follows:
x ⇐ x
xmax
, (6.32)
where xmax represents the maximum magnitude of the input data. Support vectors are
trained based on scaled input data. The stochastic RBF kernel is implemented using two
approaches proposed in Section 6.4.1 and Section 6.4.2. In our simulation, the length
of stochastic bit stream is 1024 and the RNG is implemented using a 10-bit LFSR.
The output mean absolute error (MAE) of two implementations of stochastic RBF
kernel are presented in Table 6.15. The MAE is computed by using the implementation
with ﬂoating point precision as the ideal case. Five support vectors denoted by SVi
are selected in our test. 1000 simulations are performed for each test. It is shown in
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Table 6.15 that the error of the implementation with bipolar input and unipolar output
is reduced by 24.90%, compared to the implementation with bipolar input and output.
Table 6.15: The output mean absolute error (MAE) of two implementations of stochastic
RBF kernel.
Support Vector SV1 SV2 SV3 SV4 SV5
Imp-1 0.0251 0.0242 0.0250 0.0251 0.0265
Imp-2 0.0195 0.0202 0.0208 0.0205 0.0198
6.5 conclusion
Novel stochastic implementations of machine learning classiﬁers including SVM and
ANN have been presented in this chapter. These proposed architectures are validated
using seizure prediction from EEG signals as an application example. Future work will
be directed towards analyzing the proposed data-oriented optimization for non-linear
classiﬁers using stochastic logic. The area and power consumption are included only
for the classiﬁers and do not include the feature extraction. Future work will be also
directed towards a complete implementation that includes computing features. We also
presented novel stochastic implementations of RBF kernels for SVM classiﬁers. These
proposed architectures are tested using EEG signals for seizure prediction. We have also
presented a speciﬁc implementation of e−2x using Horner’s rule. Several other alterna-
tive architectures need to be exploited to compute e−2x. In one approach, the factored
form can be implemented using stochastic logic. In another implementation, all positive
and negative terms can be grouped and computed separately, and the result can be com-
puted by using a subtractor [62]. Future work will also be directed towards a complete
implementation that includes computing features and processing ﬁnal classiﬁcation.
Chapter 7
Conclusion and Future Work
This dissertation has considered digital signal processing and machine learning sys-
tem design using stochastic logic.
We investigate the implementation of linear-phase FIR digital ﬁlters in stochastic
logic. Two novel architectures of stochastic linear-phase FIR ﬁlter based on lattice
structures have been presented. Basic, normalized and modiﬁed lattice structures are
considered for the stochastic implementation. Compared with the previous stochas-
tic implementation of FIR ﬁlters in direct-form, the proposed lattice implementations
can obtain equivalent performance and involve less hardware complexity. The power
consumption of stochastic implementation is also reduced by the proposed architec-
tures. However, the critical path delay of the proposed implementations is greater than
that of stochastic implementation in direct-form. Compared stochastic implementa-
tions with conventional binary implementations, the hardware complexity and critical
path delay are reduced. The stochastic implementations also show signiﬁcantly better
fault-tolerance than conventional binary implementations.
We have also presented novel structures for stochastic logic implementation of re-
cursive digital ﬁlters. These structures are based on state-space and lattice forms. Out
of these nine structures, two are optimized with respect to the number of binary mul-
tiplications; these structures require one-third of the number of binary multiplications
compared to their non-optimized versions. It is shown that the normalized state-space
and normalized lattice ﬁlters have the highest SER among all six proposed stochastic
ﬁlters. The last three implementations are based on the normalized lattice structure
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and the modiﬁed lattice structure, respectively. Compared with previous designs, the
proposed architectures improve the performance for narrow-band stochastic IIR ﬁlter
and reduce the hardware complexity signiﬁcantly.
Stochastic logic based implementations of complex arithmetic functions using trun-
cated Maclaurin series polynomials have been presented. The methods based on Horner’s
rule, factorization and format conversion are proposed. Future work will be directed to-
wards stochastic logic implementations of diﬀerent types of machine learning classiﬁers.
In this dissertation we present two approaches to compute polynomials in unipolar
stochastic logic. The ﬁrst implementation requires a stochastic subtractor. The sec-
ond design is based on factorization. Moreover, stochastic implementations of complex
arithmetic functions based on Taylor series and proposed polynomial computations are
presented. Compared to previous designs using Bernstein polynomials, the proposed
architectures achieve better accuracy and less hardware complexity.
Novel stochastic implementations of machine learning classiﬁers including SVM and
ANN have been presented in this chapter. These proposed architectures are validated
using seizure prediction from EEG signals as an application example. We also presented
novel stochastic implementations of RBF kernels for SVM classiﬁers. These proposed
architectures are tested using EEG signals for seizure prediction. This paper has pre-
sented a speciﬁc implementation of e−2x using Horner’s rule. Several other alternative
architectures need to be exploited to compute e−2x. In one approach, the factored form
of (13) can be implemented using stochastic logic. In another implementation, all pos-
itive and negative terms can be grouped and computed separately, and the result can
be computed by using a subtractor [62]. Future work will be directed towards analyz-
ing the proposed data-oriented optimization for non-linear classiﬁers using stochastic
logic. The area and power consumption are included only for the classiﬁers and do not
include the feature extraction. Future work will be also directed towards a complete
implementation that includes computing features.
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